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Three-dimensional (3D) integration technology is promising to continuously
improve the performance of electronic devices by vertically stacking multiple active
layers and connecting them with Through-Silicon-Vias (TSVs). Meanwhile, the
thermal and power integrity problems are exacerbated since the power flux in 3D
integrated circuits (3D ICs) increases linearly with the number of stacked layers.
Moreover, the TSV structure in 3D ICs introduces new reliability problems since
TSVs are vulnerable to various failure mechanisms (e.g. electromigration) and the
failure of power-ground TSVs will cause voltage drop thereby significantly degrading
the performance of 3D ICs. To make things worse, the high temperature, thermal
gradient and power load in 3D ICs accelerate the failure of TSVs. Therefore, in order
to push the 3D integration technology to full commercialization, the thermal, power
integrity and reliability problem should be properly addressed in both design-time
and run-time.
In 3D ICs, the heat flux will easily exceed the capability of the traditional air
cooling. Therefore, several aggressive cooling methods are applied to remove heat
from the 3D IC, which include micro-fluidic cooling, phase change material based
cooling etc. . These cooling schemes are usually implemented close to the heat source
to gain high heat removal capability, thus causing more challenges to the design
of 3D ICs. Unfortunately, physical design tools for 3D ICs with those aggressive
cooling methods are lack. In this thesis, we will focus on 3D ICs with micro-fluidic
(MF) cooling. The physical design for this kind of 3D ICs involves complex trade-offs
between the circuit performance, power delivery noise and temperature. For example
both TSVs and micro-cavities for MF cooling are fabricated in the substrate region.
Therefore, they will compete in space: the allocation of signal TSVs should avoid
micro-cavities to realize a feasible design, thus enforcing more constraints to the
physical placement for 3D ICs. Moreover, power delivery networks (PDNs) in 3D
ICs are enabled by power-ground (P/G) TSVs. The number and distribution of P/G
TSVs are also constrained by micro-cavities which will influence the power integrity
of the 3D IC. In addition, the capability of MF cooling degrades downstream the
flow of coolant thereby causing large in-layer temperature gradient. The spatial
temperature variance will affect the reliability of 3D ICs. in order to avoid it,
the gate/modules in 3D ICs should be placed properly. In order to address the
trade-offs 3D ICs with MF cooling, different design-time methods for application-
specific ICs (ASICs) and field programmable gate arrays (FPGAs) are proposed,
respectively. For 3D ASICs, we propose a co-design method that integrates the
design of MF cooling heat sink and P/G TSVs to the physical placement for 3D
ICs. Experiments on publicly available benchmarks show that using our method,
we can achieve better results compared to the traditional sequential design flow.
The case for 3D FPGAs is more complicated than ASICs since the routing and
logic resources are fixed and the chip power and temperature is hard to estimate
until the circuit is routed. Therefore, in this thesis, we first build a design space
exploration (DSE) framework to study how MF cooling affects the design of 3D
FPGAs. Following this, we utilize an existing 3D FPGA placement and routing
tool to develop a cooling-aware placement framework for 3D FPGAs to reduce the
temperature gradient.
Since the activity of 3D ICs cannot be completely estimated at the design stage,
the run-time management, besides design-time methods, is required to address the
thermal, power and reliability problems in 3D ICs. However, the vertically stacked
structure makes the run-time management for 3D ICs more complicated than 2D
ICs. The major reason of this is that the power supply noise and temperature
can be coupled across layers in 3D ICs. This means the activity of one layer may
affect the performance and reliability of other layers through voltage/temperature
coupling. As a result, we cannot perform run-time management for each layer
(perhaps implemented with different chips) of 3D ICs separately as in 2D systems.
Therefore, the space of control nodes will become larger and more complicated.
To make things worse, the existing run-time management techniques have various
drawbacks (e.g. large off-line characterization overhead, poor scalability etc. ),
which needs more effort to improve. In this thesis, we propose a phase-driven Q-
learning based run-time management technique which can tune the activity of the
processor to maximize the 3D CPU performance subject to the reliability constraint.
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For many decades of years, the semiconductor industry has witnessed an ex-
ponential increase in computing capacity due to the advantage of aggressive scaling
of the CMOS technology. The consumer market has become used to such a rate
of growth and expects this to continue into the future. However, as the technology
node keeps decreasing, the traditional transistor scaling is approaching physical and
economic limits which has slowed down the increase in computing power.
The 3D integration is a revolutionary technology to solve this problem. By
vertically connecting active layers using through-silicon-vias (TSVs), this technol-
ogy significantly reduces the interconnect delay and power, increases bandwidth and
enables new computer architectures through heterogeneous integration (e.g. stacked
memory-on-logic architecture). Two trends of the 3D integration is logic-on-logic
stacking and memory-on-logic stacking. Logic-on-logic stacking can create highly
connected circuits with high transistor density and large inter-core communication
bandwidth in multi-core CPUs. Similarly, memory-on-logic stacking can signifi-
cantly increase the communication bandwidth between memory and CPUs which
can overcome the “memory wall” problem [10].
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1.1 Thermal, Power Integrity and Reliability Issues in 3D ICs
Despite the advantages brought by the 3D integration, this new technology also
faces several problems. Two chief challenges due to the nature of 3D integration
are thermal [11–13] and power integrity [14, 15] problems. By stacking more layers
in 3D ICs, the power flux increases significantly while the thermal resistance of the
3D stack also rises due to the inter-layer dielectrics. This will cause the heat to be
trapped in the stack thus leading to severe thermal problems. On the other hand,
while the TSV structure enables the inter-layer communication, it also increases the
impedance of the PDN in 3D ICs [14]. Moreover, the TSV structure introduces new
failure problems [14,16] which require to be properly addressed in order to maintain
the reliability of 3D ICs.
In 3D ICs, the circuit performance, power integrity, chip temperature and
reliability issues are highly coupled with each other. Large circuit activity will lead
to high power which causes the temperature to increase. The increased temperature
will in turn affect the critical path delay and leakage power. Large power load in 3D
ICs will also cause significant voltage drop in the 3D PDN and large current density
in P/G TSVs. The reliability of TSVs is a coupled function of temperature, current
density and activity of 3D ICs. If P/G TSVs are failed, on the other hand, the
increased impedance will affect the power integrity. Although similar relationships
exist in 2D chips, the higher connectivity and spatial coupling between stacked layers
in 3D ICs make simultaneous modeling and optimization is a must. In order to solve
these problems, we can pursue two directions: design time methods and run-time
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Figure 1.1: Two most common structures of micro-fluidic cooling: (a) micro-channel
based cooling and (b) micropin-fin based cooling
methods. The property of 3D ICs brings new challenges to both directions.
1.1.1 Design-time Challenges
During the design time, the thermal problems of 3D ICs are solved with aggres-
sive cooling methods such as thermoelectronics [17], phase-change material [18, 19]
and micro-fluidic [20–22] etc. . Compared to the traditional air-cooling scheme,
these new methods can significantly increase the heat removal capability. However,
many of these advanced heat sinks are implemented close to the heat source (e.g.
in the inter-layer region, integrated in the circuit etc. ), hence they introduce new
challenges to the physical design of 3D ICs (e.g. placement, PDN design etc. ).
In this thesis, we focus on 3D ICs with embedded micro-fluidic (MF) cooling
[21, 23] and investigate how this structure influences the physical design of 3D ICs.
MF cooling comprises micro-cavities etched into the silicon substrate of each layer
(as illustrated in Figure 1.1). Coolant (usually deionized water) is pumped into the
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cavities and flows across the circuit. Heat dissipated from active layers is transferred
to the coolant and pumped out of the chip. Compared to the air cooling, MF
cooling provides a much lower resistance path for heat flow from junction to ambient.
However, this cooling scheme interacts with the floorplan of circuits and the 3D
PDN, thereby causing problems to the physical design of 3D ICs. For example,
TSVs (including signal and power-ground TSVs) and micro-cavities will compete
for resources since they are all implemented in the substrate region. Moreover, the
cooling capability of this method progressively diminishes along the direction of the
flow as the fluid heats up, thus resulting in systematic in-layer thermal gradients
from inlet to outlet even with uniform power profile. This property will potentially
degrade the circuit reliability and affect the floorplan of the circuit. In Section 2.4,
we will introduce the interactions in 3D ICs during the design stage in detail. In
order to handle the complex thermal, power and performance trade-offs in 3D ICs
with MF cooling, we need to develop advanced design tools.
1.1.2 Run-time Challenges
In practice, design-time methods alone are not enough to completely solve the
thermal, power and reliability problems in 3D ICs. This is because we cannot get
the accurate activity information of the 3D IC at the design stage, especially for
large general purpose ICs such as CPUs. Therefore, we need dynamic management
techniques to tune the activity of 3D CPUs during runtime to control the tempera-
ture, power integrity and reliability. Although dynamic management methods have
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been widely studied for 2D CPUs [6, 7, 24–27], they cannot be directly applied to
3D CPUs since the dynamic management in 3D CPUs is more complicated due to
the high connectivity and spatial coupling:
In traditional 2D or 2.5D systems, different components (e.g. processor, mem-
ory etc. ) are implemented separately and connected using off-chip bus lines. There-
fore, the coupling of power and temperature between components is very weak. In
this case, we can manage each component separately during the run-time. In 3D
CPUs, however, chips are stacked on top of each other and the connectivity and
physical coupling is much higher than that in 2D/2.5D counterparts. As a result,
the activity of one layer will affect the physical property (e.g. temperature, power
noise etc. ) of other layers (hence affecting the performance of other layers besides
its own layer). The coupled temperature and power will further affect the reliability
of TSVs in other layers. Therefore, efficient run-time management for 3D CPUs
requires proper modeling of the cross-layer interactions in the 3D stack.
On the other hand, existing dynamic management methods have various draw-
backs. For example, a lot of methods require off-line characterization [24,25]. How-
ever the behavior of 3D CPUs during runtime can be affected by various environ-
mental factors (e.g. power noise, temperature etc. ), thus making off-line character-
ization costly and even infeasible. On the other hand, due to the cross-layer coupling
effect, the activity of different layers (e.g. different processor layers, memory lay-
ers, DSP layers etc. ) need to be managed simultaneously. This will significantly
increase the number of control nodes in run-time management. However, some ex-
isting techniques are very poor in scalability with the number of control nodes [6].
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Therefore, more efforts are required to investigate efficient dynamic management
methods for 3D CPUs.
1.2 Thesis Outline
In the following of this thesis, we will provide some in depth background on
3D ICs in Chapter 2. This includes details on the advantages and challenges for 3D
integration, the background of micro-fluidic cooling, the physical design and run-
time management issues for 3D ICs. The main research work will be introduced in
Chapter 3 to Chapter 5. The design-time methods for ASICs and FPGAs will be
discussed in Chapter 3 and Chapter 4, respectively. In Chapter 5, we investigate
the run-time management issues for 3D CPUs.
In Chapter 3, we propose methodologies for placing 3D ASICs with MF cooling
to co-optimize the performance (indicated by wire-length), temperature and power
integrity. In this chapter, we solve this problem in two steps. In the first step, the
MF cooling heat sinks are already designed before the placement for ASICs, while
in the second step, we determine the placement of gates, signal TSVs, P/G TSVs
and micro-channels for 3D ASICs with micro-channel based MF cooling.
In Chapter 4, we investigate the trade-offs in 3D FPGAs with MF cooling,
which is much more complex than those in ASICs. We propose a design space
exploration framework to achieve this and find optimal designs for 3D FPGAs with
MF cooling with respect to temperature, performance and energy efficiency. Based
on the proposed framework, we then propose an engineering-change-order (ECO)
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based placement and routing tool for 3D FPGAs with micro-channel based MF
cooling.
In Chapter 5, we investigate the effect of thermal and power delivery noise
coupling in 3D CPUs and how this affects the reliability of TSVs in the 3D CPU.
In this chapter, we also propose a learning based run-time management method for
3D CPUs to maximize the CPU performance subject to some reliability constraints.
Finally, we conclude this thesis and propose some future works in Chapter 6.
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Chapter 2: Background and Motivation
After several decades of exponential growth, CMOS technology has approached
a point where traditional device scaling are unable to keep up with Moore’s Law.
This is because of several challenges in advanced technology nodes:
 As the feature size of transistors gets smaller, the leakage (e.g. gate tunneling
leakage, sub-threshold leakage etc. ) increases significantly. Although this
problem can be solved with high-k dielectrics, this approach is doubted in
compatibility with CMOS process.
 The wire delay and power in advanced technology nodes become dominant
and the scaling in wire delay and power is much slower than the scaling of de-
vices. This limits the bandwidth of off-chip interconnection and cause several
problems such as the “memory wall” problem [10].
By bounding multiple chips with existing technologies together and connecting
chips with TSVs, the 3D integration provides a revolutionary solution to increase
the logic density without costly device scaling while reducing the interconnect de-
lay and power. Moreover, the 3D integration also enables heterogeneous bounding.
One application of this property is stacked-memory-on-logic, which, to a great ex-
tend, addresses the “memory power” problem due to the large memory-processor
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interconnect bandwidth.
Despite the advantages of 3D integration, it also comes with challenges. Ther-
mal and power integrity are two of the most important problems in the 3D IC.
Moreover, the TSV structure introduces new reliability issues and the high temper-
ature and power load will make such reliability problems even more severe.
The 3D integration technology can be applied to implement different types of
chips, e.g. ASICs, FPGAs etc. . Different types of 3D ICs have different properties
and challenges. However, they share some common temperature, power delivery and
reliability challenges, which will be introduced in detail in the following sections.
2.1 Thermal Problem and Micro-fluidic Cooling
The thermal problem in 3D ICs is exacerbated due to the vertical stacking
of multiple active layers. According to [22], power density in 3D ICs can reach
as high as 5kW/cm2 which significantly exceeds the capability of traditional air-
cooling. One viable solution to the thermal problem is to use embedded micro-fluidic
cooling. Two common structures of the MF cooling heat sink are micro-channels
and micropin-fins which are illustrated in Figure 1.1. In MF cooling, micro-cavities
are etched into the inter-layer region with coolant (e.g. de-ionized water) pumped
into the channels to take away heat from the chip. Previous researches demonstrate
that the single-phase micro-channel cooling enjoys large cooling capability (as high
as 700W/cm2 [23]) while this value is even higher if two-phase cooling is applied.
However, this new structure also brings challenges to the design of 3D ICs:
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1. TSVs cannot go through micro-cavities thus leading to the trade-off between
the performance (impacted by the vertical bandwidth) and cooling capability
(determined by the micro-cavity parameters). For example, if micro-channel
based MF cooling is applied, the number of micro-channels determines the
cooling capacity when the pressure drop across the channel is fixed [28]. There-
fore, with this cooling scheme, the number and allocation of micro-channels
should be considered during the placement of TSVs.
2. Since the coolant keeps absorbing heat while flowing downstream to the out-
let, the cooling capability of this embedded heat sink degrades along the flow
direction. As a result, the temperature gradient within each layer may be ex-
tremely large even if the power profile is uniform. Large temperature variation
will cause severe reliability problems and should be properly handled during
the physical design stage of 3D ICs.
In order to overcome the challenges brought by the micro-fluidic cooling, people
first investigate to optimize the design of MF heat sinks [29, 30]. However, the
irregular geometry of the heat sink structure will increase the fabrication cost and
reduce the yield of 3D ICs. Moreover, all these works assume the floorplan of 3D ICs
and the position of signal TSVs are already fixed before the design of micro-fluidic
cooling. In practice, there are complex interactions between the placement of gates,
signal TSVs and micro-channels in 3D ICs with micro-fluidic cooling, hence merely
optimizing the heat sink will not completely solve the problem. Therefore, another
research direction is pursued where the MF cooling structure and the 3D IC physical
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design are co-optimized [31,32]. In this thesis, we will focus on the placement stage
for the 3D IC.
As introduced above, there are two major types of MF cooling: micro-channel
based and micropin-fin based cooling schemes. MF cooling with different schemes are
modeled differently. So far MF cooling thermal models are widely studied [3,28,33].
In the following part of this section, we will introduce the thermal models for the
two major MF cooling schemes which will be used in our work.
2.1.1 Thermal Model for Micro-channel Based MF Cooling
Resistance network is one of the most popular approaches of modeling the
steady state thermal behavior of micro-channel based MF cooling (Figure 1.1(a)).
This method is motivated by the duality between voltage/current and tempera-
ture/heat flow [28]. This modeling approach partitions a 3D IC into several thermal
grids and the heat transfer path between every two grids is represented with a resis-
tance, which is called thermal resistance. A thermal resistance is calculated based
on the material and dimension of the related thermal grids. For example, the model
proposed in [28] is illustrated in Figure 2.1. In this model, three types of thermal re-
sistance are used: Rcond, Rconv and Rheat. More details of the thermal model can be
found in [28]. Given the power distribution of the 3D IC, we can calculate the heat
flux of each thermal grid. The heat flux of all thermal grids forms the power profile,
P . The temperature profile is then computed by T = RP , where T contains the
average temperature for each thermal grid.
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Figure 2.1: Thermal resistance network of 3D ICs with micro-channel based MF
cooling
2.1.2 Thermal Model of Micropin-pin Based MF Cooling
Wan et al. [3] developed a thermal model for micropin-fin fluid cooling (Fig-
ure 1.1(b)). According to the thermal model, 3D IC is divided into several thermal
volumes, each modeling the temperature around one pin. The size of a thermal
volume is determined by the height of each layer in the 3D IC as well as the pitch
of pins. The top view of the thermal volumes is illustrated in Figure 2.2. Note that
the edge length of a thermal grid is exactly the same as the pitch of pins (S).
Each thermal volume is assumed to have a uniform fluid temperature Tf and
a uniform silicon temperature Ts. The heat flux in each thermal volume is obtained
from the input power map. Energy balance analysis is conducted for each thermal
volume through a set of equations. Since the thermal parameters, such as the
thermal conductivity, specific heat capacity etc. are affected by the temperature,
this model uses several iterations to acquire the energy balance. Readers may refer
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Figure 2.2: The top view of the thermal volumes with (a) the illustration of the
pin diameter (D) and pitch (S) and (b) a single thermal volume (the shaded spots
represent the pins)
to [3] for more details about the thermal model.
2.2 Power Delivery Problem
The power of 3D ICs is supplied from the off-chip circuit through power-ground
bumps. Afterwards, the power is distributed to each layer using power-ground TSVs
(P/G TSVs). The power delivery in 3D ICs has several challenges:
1. P/G TSVs introduce new impedance to the power delivery network which will
cause more voltage drop compared to the 2D PDN.
2. While the power demand potentially increases with the number of layers, the
number of power supply pins and P/G TSVs may even decrease if the footprint
area of the 3D IC shrinks. The imbalance between the supply and demand of
power leads to significant voltage drops in 3D ICs thus degrading the perfor-
mance and reliability of the circuit.
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3. Due to the restriction of the footprint area, there is a tradeoff between the
number of signal TSVs and P/G TSVs. More P/G TSVs will take away spaces
for signal TSVs thus causing the reduction of the vertical signal bandwidth
and signal routing congestion.
In order to suppress the power noise in 3D ICs, a lot of researches have been
done on the design of 3D PDNs (assuming the power profile of the 3D IC is already
known). A number of researchers try to optimize the size, density as well as the
distribution of P/G TSVs to reduce the voltage drop [34, 35]. Gu et al. propose
a new design of 3D PDNs using multi-story supply voltages and this 3D PDN can
reduce the current demand and hence suppress the voltage drop [36]. Among all the
current works on the design of 3D PDNs, only a few works investigate the co-design
of 3D PDNs and the floorplan of 3D ICs to handle the interactions between the two
structures [37].
The design of 3D PDNs becomes more complex when the embedded MF cool-
ing is used to remove heat from 3D ICs, due to the complex interactions between
gates, signal TSVs, micro-channels and P/G TSVs (Figure 2.4). We will introduce
this in detail in Section 2.4.
3D PDN Modeling
The 3D PDN can be modeled as the combination of an off-chip and on-chip
RLC network as illustrated in Figure 2.3 [38]. The off-chip parameters can be
estimated through simulation or measurement of the real chip [38]. The on-chip
network is a grid network with each edge indicating a power delivery path between
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Figure 2.3: Illustration of the PDN model in the 3D IC
two grid points. Each power delivery path is modeled as a series of resistance and
inductance which is calculated based on the P/G wire material and dimension as
well as the grid size [38]. A P/G TSV is also modeled as a series of resistance and
inductance. The power grids and ground grids are decoupled with capacitance. Each
on-chip power grid point is attached with a current load which can be calculated
from the power distribution of the 3D IC. Given the current load profile and the
PDN network as well as the source supply voltage, we can calculate the voltage at
each power grid point which serves as the real supply voltage to the gates in the
vicinity. Then, the maximum voltage drop across the chip can be calculated. In this
thesis, we mainly care about the steady state voltage drop, thus the PDN model can
be reduced to a resistance network. Then we can just simulate the power-network
and the voltage noise in the ground-network can be obtained symmetrically.
2.3 Reliability Issues
TSVs are crucial structures in the 3D IC which enable the inter-layer com-
munication. However, they suffer from various reliability degradations, such as
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Electromigration (EM), thermal cycling, cracking etc. .
EM is one of the most important failure mechanisms in metal interconnects.
EM causes the metal atomic diffusion thus generating voids in the interconnect
which causes open-circuit or short circuit. The EM in TSVs is influenced by several
factors such as temperature, current density, mechanical stress etc. . So far, TSV’s
EM has attracted a lot of research interests and the modeling of TSV’s EM has been
widely studied [13,39–41].
Most TSV reliability degradation mechanisms (including EM) are associated
with the chip layout geometry, the dimension of TSVs and the chip temperature
etc. . For example, large temperature (resulted from the high workload of the 3D
IC) will accelerate the EM process thus causing more TSV loss and the temperature
is determined by the power load which is related to the work load of the 3D CPU.
Moreover, different sizing of wires or distribution TSVs will influence the density of
current flow through the TSV, which will affect the TSV loss. Therefore, the TSV
reliability can be mitigated during the design stage or at the run-time. While there
are a lot of work on design-time optimization of TSV reliability [16,42,43], there is
a lack of research on run-time management for TSV reliability in 3D ICs.
2.4 Interdependence Between Temperature, Power Delivery and Re-
liability
In 3D ICs with micro-fluidic cooling, there is complex interdependence between
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Figure 2.4: The interdependent relationships in 3D ICs with MF cooling
the run-time.
During the design stage, these properties are determined by the design of dif-
ferent aspects of 3D ICs (e.g. placement of gates, design of 3D PDNs etc. ) which
interact with each other as well. These interactions are summarized in Figure 2.4.
Due to these interactions, partially optimizing one aspects in the design stage (e.g.
placement of gates and TSVs) might cause negative effects to other aspects thus
resulting in suboptimal or even infeasible designs. We will introduce the interde-
pendent relationships as follows.
1. Placement of Gates. The placement of gates affects the 3D IC performance
as well as the power profile. The power consumption in the 3D IC determines
the temperature and power supply noise, thus affecting the design of MF
cooling and 3D PDN systems in the 3D IC. On the other hand, both the
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temperature and the power supply noise will influence the performance of the
circuit (e.g. high temperature will cause the interconnect delay to increase
etc. ).
2. Placement of Signal TSVs. The placement of signal TSVs interacts with
the placement of gates to affect the performance of the circuit. Moreover, due
to the spatial conflict between TSVs and micro-cavities (e.g. micro-channels),
the placement of signal TSVs will influence the allocation of P/G TSVs and
micro-cavities, thus affecting the design of 3D PDN and MF cooling systems.
Thereby, the power delivery noise and temperature will be affected which
further influence the performance and reliability of the 3D IC
3. Design of MF Cooling. The design of MF cooling has impacts on the
performance and reliability of the 3D IC by influencing the temperature. This
will force the gates and signal TSVs to be placed accordingly. On the other
hand, the allocation of micro-cavities will determine where the signal and P/G
TSVs can be placed thus affecting the performance and power noise of the chip.
4. Design of 3D PDN. The design of 3D PDNs first influences the power
noise of the chip. Inferior supply voltage will affect the chip latency, thus
forcing the gates and signal TSVs to be placed accordingly to achieve a certain
performance requirement. On the other hand, the allocation of P/G TSVs
interacts with the placement of signal TSVs and the design of micro-cavities.
During the run-time, the TSV reliability is at the central position among the
interdependent relationships in 3D ICs. The failure process of TSVs is a coupling
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effect of power, temperature and the circuit performance. However, failure of TSVs
will significantly degrade the performance as well as the power integrity of the 3D IC.
Moreover, the TSV reliability issue cannot be fully addressed during the design stage.
Although we can tune the TSV dimension and distribution or implement redundant
TSVs during the design stage to mitigate the TSV failure induced system reliability
degradation [42–44], these design-time methods are usually very expensive. Without
circuit activity information, most methods will result in over-design [44]. Therefore,
the TSV reliability issue can only be efficiently addressed during the run-time stage
with dynamic management techniques.
2.5 Placement for 3D ICs
Figure 2.5 illustrates the basic IC design flow. After a circuit is designed, it is
synthesized to the gate-level netlist which is fed into the Physical Design Stage.
After physical design, we will perform verification to the design and then proceed
to the packaging stage. As illustrated by the figure, Physical Design Stage is the
center of the IC design flow, while placement is an important step in the physical
design stage. Therefore, in this thesis, we will focus on the placement of 3D ICs.
Moreover, in the traditional IC design flow (as illustrated by Figure 2.5), PDN
design is completed at the Power-planning stage while thermal issues are addressed
at the Packaging stage. However, in 3D ICs, power delivery, temperature and circuit
placement are highly interacted (as mentioned in Section 2.4). Therefore, we will
















Figure 2.5: The IC design flow
cooling system simultaneously
In the following part of this section, we will introduce the placement problem
in 3D ICs and summarize popular methods to achieve the placement. For a given
circuit netlist, the 3D placement problem aims to assign a position (xi, yi, zi) to each
gate and signal TSV such that the total wire-length and the number of signal TSVs
are minimized, subject to constraints such as non-overlapping gates. Two popular
wire-length models are 3D half-perimeter wire-length (HPWL) [8] and quadratic
total wire-length model [45]. There are two different design flows for 3D placement:
1-step Design Flow and 2-step Design Flow. The two design flows will be introduced
in Section 2.5.1. Besides the design flow, there are four existing placement paradigms
which will be described in Section 2.5.2.
2.5.1 Different Design Flows
The two design flows of 3D IC placement are 1-step Design Flow (also known
as “full-3D placement” [46]) and 2-step Design Flow (also known as “pseudo-3D
placement” [46]).
1-step Design Flow Given the gate-level netlist, the 1-step Design Flow
determines the position of gates and TSVs in the 3D space in one step by solving
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the following problem:
 P1: minimizing the wire-length and the total number of TSVs by determining
the 3D position of gates subject to the non-overlapping constraint and other
constraints.
Note that, sometimes, some constraints can be enforced as a part of the objective
function. This type of design flow explores the full design space (for placement) of
3D ICs thus can achieve optimal results theoretically. However, in practice, due to
the complexity of the constraint space, the 3D placement problem is usually not
convex. Therefore, this design flow (with large design space) might significantly
degrade the performance of heuristic methods.
2-step Design Flow Different from the “1-step Design Flow”, 2-step Design
Flow solves the 3D placement problem by solving the following two sub-problems
successively:
 P2-1: minimizing the total number of TSVs by determining the layer assign-
ment of gates subject to the area balance constraint and other constraints.
 P2-2: minimizing the total wire-length by determining the 2D position of
gates and TSVs on each layer subject to non-overlapping constraint and other
constraints.
Similar to the 1-step Design Flow, some constraints can be enforced as a part of
the objective function. In this design flow, the layer assignment of gates will not be
changed after P2-1 is solved. This reduces the design space of the 3D placement
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problem. Although this may lead to suboptimal results, more complex constraints
can thus be implemented in this design flow while the problem can still be solved
efficiently.
2.5.2 Different Placement Paradigms
Currently, there exist four placement paradigms: Transformation-based Placer,
Partition-based Placer, Analytical Placer and Force-directed Placer. These four
paradigms are introduced as follows:
1. Transformation-based Placer: This paradigm transforms a 2D placement
result into 3D space by folding and stacking a 2D design [47].
2. Partition-based Placer: This paradigm assigns weights to different nets and
determines the position of gates and TSVs using either recursive bi-partition
[48] or quadri-partition methods [32].
3. Analytical Placer: This paradigms formulates the 3D placement problem
using analytical functions. For example, it uses log-sum-exp model to relax
the HPWL model and applies a density smoothing function to penalize the
overlap between gates (and signal TSVs) [49].
4. Force-directed Placer: This paradigm uses the spring energy of an elastic
spring system to mimic the quadratic wire-length model [50]. The derivative
of the spring energy is a force (referred to as net force). Overlapping constraint
and other constraints are also modeled as “forces” in the spring system. The
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gates and TSVs are moved iteratively under all the forces to achieve a balance.
2.6 Run-time Management Methods
Traditionally, without enough information of the circuit activity, the chips
and packaging are designed such that a safe operating condition is maintained even
when the chip is dissipating the maximum power for a sustained period of time.
This will lead to costly over-design (e.g. implementing to many redundant TSVs
for reliability issues, using expensive cooling method etc. ). On the other hand, if
run-time management is applied, the system can be designed for a target condition
that is much closer to the average-case for the real working load. Therefore, in
order to fully solve the thermal, power delivery and reliability problems in 3D ICs,
run-time management methods should also be investigated.
The existing run-time management method can be generally categorized into
two types:
 Off-line Profiling Based Methods. These methods first profile over a
small set of benchmarks (estimated according to the real working mode) to
get a profile indicating the best CPU configuration for each possible condition.
During the management stage, we only need to match the real working load
with the profiled condition and tune the CPU configuration accordingly.
 Learning Based Methods. These methods do not require the off-line pro-
filing but can learn the optimal action for each condition during the run-time.
Initially, most dynamic management methods are off-line profiling based [24–
23
26]. This kind of methods is efficient in embedded systems whose function is specific
which can be easily characterized during the off-line stage. However, for general
purpose processors, since their function is more complicated, it is not practical to
get the knowledge of tasks a priori thus off-line profiling based methods are no
longer efficient and might introduce extremely large profiling overhead. In order
to address this problem, learning based management methods started to gain more
interests [1, 2]. This kind of management methods gather the information of tasks
during the run-time and adjust the management policy accordingly. Therefore, no
off-line profiling is required for this kind of methods.
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Chapter 3: Co-Design Methodologies for 3D ASICs
In this chapter and the next chapter, we will introduce the methods of fixing
the complex thermal and power integrity problems during the design-time. This
chapter focuses on application specific integrated circuits (ASICs) while Chapter 4
will focus on the design of FPGAs.
In this chapter, we introduce the co-design methodologies for 3D ASICs with
MF cooling. The aim of these methodologies is to handle the interdependent rela-
tionships described in Section 2.4. The co-design problem is divided into two levels
according to the trade-offs considered:
1. First Level: The MF cooling heat sink is fixed and the we place the gates and
signal TSVs aware of the MF cooling to reduce the peak temperature, in-layer
temperature gradient while maintaining a structurally feasible design. In this
level of problem, the PDN design is not considered. Therefore, we just model
the impact of MF cooling during the placement for 3D ICs. The results will
be compared against placement methods that are unaware of the MF cooling
structure.
2. Second Level: The MF cooling heat sink is designed simultaneously with
the placement of gates, signal and P/G TSVs such that all the trade-offs
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introduced in Section 2.4 can be handled during the placement stage of 3D ICs.
Note that, in this level of problem, we consider all the design-time relationships
introduced in Section 2.4.
In this chapter, we propose a hierarchical partitioning based placement framework
which is then extended to solve these two levels of the co-design problems.
The chapter is organized as follows: Section 3.1 introduces the Hierarchical
Quadri-Partitioning based Placement framework proposed in this work which is used
to solve the co-design problems. The two levels of problems will be introduced in
Section 3.2 and 3.3 and the related experimental results will be shown and discussed
in Section 3.4. In Section 3.5, we will conclude this chapter.
3.1 Hierarchical Quadri-Partitioning Based Placement Framework
The methodologies proposed in this chapter to solve the co-design problems in
3D ASICs are based on a hierarchical quadri-partitioning based placement (HQBP)
framework. This framework belongs to the partition-based placement methods and
follows the 2-step Design Flow as described in Section 2.5.1. Therefore, our frame-
work proceeds successively with two steps: layer partitioning and in-layer place-
ment. During the “layer partitioning” step, P2-1 is solved while P2-2 is solved in
the “in-layer placement” step. Both P2-1 and P2-2 are defined in Section 2.5.1.
This framework is then followed by a detailed placement method (e.g. [51]) to re-
move the overlap and refine the placement. In Section 3.1.1, we will introduce the
overall flow of the HQBP framework. Note that the HQBP framework alone only
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determines the position of gates and signal TSVs. (In the rest part of this chap-
ter, we will use “TSV” to indicate the “signal TSV” if not specified.) However,
it is open to modifications such that the impacts of MF cooling and the design of
MF cooling heat sinks (e.g. the placement of micro-channels) can be integrated
into this framework. In this section, we will first introduce the basic algorithm of
the HQBP framework. Any modifications to the HQBP framework to solve the
co-design problem will be introduced in Section 3.2.2 and Section 3.3.1.
3.1.1 Overall Flow of the Algorithm
3.1.1.1 Layer Partitioning
In this step, we partition the netlist across layers to determine the assignment
of gates on each layer. This is achieved by partitioning the netlist across layers.
This can be achieved using the hMETIS partitioning tools [52]. hMETIS performs
multi-way multi-level Fiduccia-Mattheyses (FM) partitioning for the netlist to min-
imize the total number of cuts between each pair of sets while balancing the size
of each set. Note that, reducing the number of TSVs is a common criterion when
performing layer assignment since more TSVs will introduce higher area overhead,
fabrication and testing cost. After the vertical partitioning step, the following val-
ues are determined: (1) the number of gates on each layer, (2) the number of TSVs
between each pair of adjacent layers and (3) the footprint area (Afp) of the 3D
IC given the white-space ratio, αW , for packing the gates and TSVs (Equation 3.1
where Agatel and A
TSV
l are the total area of gates and TSVs on layer l, respectively).
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Figure 3.1: Illustration of the 3D nets before (left) and after (right) the net splitting
These values will not change during the HQBP.





When MF cooling is considered during the design of 3D ICs, this vertical parti-
tioning stage will be modified by enforcing more constraints to the gate partitioning
or adding more steps for designing MF cooling and power delivery systems. This
will be elaborated in Section 3.2 and 3.3.
3.1.1.2 In-layer Placement
In this step, we first perform net splitting [53] to eliminate the cross-layer nets.
This is achieved as follows: for each net which connects gates in adjacent layers, we
create a TSV cell and connect terminals from a given layer to this TSV cell rather
than to the terminals in the next layer directly. For nets crossing more than one
layer, a similar splitting approach is used (Figure 3.1). After net splitting, all gate
terminals are connected to other gate terminals on the same layer or TSV cells. A
TSV cell does not belong to any layers to which it connects. However, it will affect
the space for placement in the . In this work, we assume Via-first Technology [54]
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Figure 3.2: Illustration of the HQBP framework with the first three partition levels
((I) illustrates the first partition level, (II)-(V) illustrate the second partition level
and (VI) illustrates the third partition level; the shaded grids indicates the currently
processed grids)
is applied to fabricate TSVs, thus only the placement of gates on one layer will be
affected. That is, if a TSV connects layer i and i+ 1, we assume layer i is affected.
This area constraint can be easily modified if other TSV fabrication technologies
are applied [54].
Following the net splitting, we first partition each layer of the 3D IC into
four grids and randomly assign the gates and TSV cells to these grids. This is
illustrated in Figure 3.2(I). The partition of gates will affect the wire-length and
the overlap. However, since the specific position of gates and TSV cells in each grid
is not specified at this stage, the “wire-length” (which is referred as wire-length
cost in this work) is estimated using the method introduced in Section 3.1.2 and









l,g − Agrid, 0))), (3.2)
where Nlayer and Ngrid are the number of layers and the number of grids on each
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layer, respectively. Agatel,g and A
TSV
l,g are the area of gates and TSVs, respectively, in
grid g on layer l. Agrid is the area of a grid. The initial cost is then calculated as
the sum of wire-length cost and the total overlap. Following this, we greedily move
one gate or TSV cell in each iteration to reduce the cost. To achieve this, we need
to calculate the “gain” of each gate of TSV cell if moving it from the current grid to
another grid. The “gain” is calculated as the current cost minus the new cost after
the move. The gate or TSV cell with the largest gain is then selected to be moved
to the corresponding grid. This gate or TSV cell is then “locked” until all gates
and TSV cells are moved. The gain of each gate and TSV cell is updated after each
move. We follow the methods introduced in [55] to calculate and update the gain
of each gate or TSV cell which can be performed efficiently. When all the gates and
TSV cells are moved, we check the change of cost compared to the initial cost (i.e.
the cost when no gates or TSV cells are moved). If the cost reduction is significant,
we unlock all the gates and TSV cells and another round of move is performed to
further reduce the cost. Otherwise, we will proceed to partition each grid into four
parts (as illustrated in Figure 3.2(II)) and randomly assign the gates and TSV cells
in that grid to the four parts. Note that, in order to speed up the process, we do
not need to wait to check the cost until all the gates and TSV cells are moved. We
can stop move when we discover a number (e.g. Ninc) of continuous increase in cost
because we can infer that no better cost will appear afterwards.
At the second partition level (Figure 3.2(II)-(V)), we have 16 grids on each
layer, among which grids 0-3, 4-7, 8-11, 12-15 are partitioned from four different grids
of the first partition level, respectively. We first process the grids 0-3 by moving
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gates and TSVs cells in these grids. We call these four grids the currently processed
grids. The procedure of processing these grids is similar to the first partition level
while the wire-length cost and overlap are calculated using the gates and TSV cells
in these grids. The calculation of the wire-length cost for each partition level will
be introduced later in Section 3.1.2. The total overlap for grids 0-3 at this level is










l,g − Agrid, 0))), (3.3)
When finishing processing the first four grids at this partition level (i.e. grids
0-3), we proceed to process the grids 4-7 and so forth. When all the 16 grids are
processed, we continuously partition the chip into 4l grids for the lth partition level
following the same procedure as introduced above.
The algorithm stops partitioning the chip when the area of a grid is small
enough (e.g. each grid contains less than 10 gates). Following this, we can perform
detail placement to further refine the position of gates and TSV cells.
3.1.2 Calculation of the Wire-length Cost
Wire-length cost (CWL) is an essential part of the total cost. Due to the
property of the partition-based placement, the location of each gate and signal TSV
is refined by iteratively partitioning the chip. Therefore, the wire-length cannot
be accurately computed during each partition level. Moreover, at higher partition
levels, we would like to estimate the impacts on the total wire-length by just focusing
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Figure 3.3: Illustrations of the (a) net configurations and the associated wire-length
cost and (b) the terminal propagation with the shaded grids indicating the currently
processed grids
on cells within the currently processed grid (thus the computation cost for each sub-
problem is reduced). These facts motivate us to propose a methodology to calculate
CWL which will be introduced as follows:
As illustrated in Figure 3.2(I), the gates and signal TSVs are partitioned into
four grids during the first partition level. Within each grid, the actual physical
positions of gates and signal TSVs are not specified. Therefore, we assume they are
located at the center of the grid. In this way, the distribution of cells (i.e. gates and
signal TSVs) belonging to the same net can be captured with 15 configurations, as
illustrated in Figure 3.3(a). For each net, we can determine its configuration and
the wire-length cost of the net can thus be calculated using the minimum spanning
tree (MST) of the configuration.
When the grids are further partitioned, we intend to use the “wire-length cost”
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of cells within the currently processed grid (denoted as “inner cells”) to estimate
the total wire-length. This cannot be simply achieved using the approach stated
above since the inner cells may connect to cells of the neighboring grids (denoted as
“external cells”) and the external cells may have impacts on the placement of inner
cells. In order to overcome this problem, we use terminal propagation [55] to capture
the impacts of external cells as illustrated in Figure 3.3(b). In this figure, the current
processed grids (g0, g1, g2 and g3) are shaded and four external cells (A, B, C and
D) are highlighted. Terminal propagation technique will, basically, “propagate” an
external cell to a dummy cell (illustrated with an empty circle in the figure) in the
currently processed grid that is closest to the external cell according to Manhattan
Distance. As illustrated in the figure, A, B and D are propagated to g0, g1 and g2,
respectively. Since both g1 and g3 have the same distance to C, this external cell is
propagated to both of these grids. If more than one external cells are propagated to
the same grid (e.g. both B and C are propagated to g1), they are regarded as being
propagated to the same dummy cell. After the terminal propagation is performed,
the CWL among the currently processed grids can thus be calculated including the
dummy cells and capture the change of the total wire-length.
3.2 1st-level Co-Design Problem: Cooling-Aware Placement
In this section, we solve the cooling-aware placement problem for 3D ICs
with MF cooling (1st-level problem). We use the micropin-fin based MF cooling
(Figure 2.1(b)) for illustration, due to its more complex cooling schemes than micro-
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channel based methods. However, the technique proposed in this section can be
applied to micro-channel based MF cooling given a proper thermal model.
The structure of the micropin-fin is fixed (i.e. the dimension and the pitch
of pins are fixed) before the placement of gates and signal TSVs. We modify the
HQBP framework introduced in Section 3.1 to minimize the total wire-length and
the average in-layer temperature gradient with the following two constraints: (1)
TSVs can only be placed at the position of pins and (2) the overlap between cells
(i.e. gates and TSVs) is within a tolerable range.
The key challenge of this problem is:
 In order to co-optimize temperature uniformity and the placement of 3D ICs,
we need a thermal model to characterize the cooling of micropin-fin. Although
we have models describing the micropin-fin cooling (Section 2.1.2), the existing
model takes quite a long time to estimate the temperature, which is obviously
impractical to implement these models directly to the placement framework.
In Section 3.2.1, we will simplify this model so that it can be applied in the physical
design flow. In Section 3.2.2, we will introduce the modification for the HQBP
framework (Section 3.1). The experimental results will be shown in Section 3.2.3.
3.2.1 Simplification of the Thermal Model
In Section 2.1.2, we have introduced a model for micropin-fin based MF cool-
ing. The problem of this thermal model is its complicated calculation which makes
it too slow to be used in the physical design flow of 3D ICs. However, if we regard
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the thermal model as a “black box”, the process of calculating temperature can be
expressed simply as follows:
 The input power map (P ) is constituted of the power of each thermal volume.
P and the physical design of micropin-fin heat sink (such as pitch and diameter
of pins, pumping power, velocity of the fluid etc. ) are then fed into the
thermal model to generate the temperature profile T which is constituted of
the average temperature in each thermal volume. Therefore, we can represent
the thermal model using T = f(P ), where f(P ) represents the set of functions
used to capture the thermal properties of the micropin-fin based MF cooling
(Section 2.1.2).
In the following paragraphs, we will introduce a method to linearize the thermal
model which significantly speeds up the calculation.
During our research, we found if we fix the total power to P0, for a certain
physical design of the heat sink, θ, the thermal model T = fθ(P ) [3] (where 1
TP =
P0 can be approximated by a linear model. That means we can find a thermal
resistance matrix Rθ,P0 such that T = Rθ,P0P given the total power P0 and a
certain physical design of the micropin-fin heat sink θ. In order to get Rθ,P0 , we
first feed a set of random distributed 3D power profiles with the same total power
P0 into the thermal model [3] and generate corresponding temperature profiles.
Following this, Rθ,P0 can be calculated by the method of least squares fitting. For
each sample power map, we use the following equation to calculate the deviation of
the temperature profile generated by our linear model (Tlinear) from that derived by
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The results show that for a certain physical design of heat sink(H = 300µm, S =
180µm, D = 100µm, pumping power = 1mW ) with 32 W total power dissipation,
maximum temperature deviation between the two models is just 1.492×10−7. In our
research, we are especially interested in the peak temperature since it has significant
impact on the thermal feasibility of 3D IC. Figure 3.4 illustrates the comparison of
the peak temperature between our linear model and the original thermal model.
The results demonstrate a perfect match of the peak temperature between the two
thermal models. In conclusion, our linear model has high accuracy to approximate
the original thermal model. This linear model (i.e. T = Rθ,P0P ) will be used in
Section 3.2.2 to solve the first level co-design problem.
3.2.2 Proposed Method
In this section, we modify the HQBP framework introduced in Section 3.1 such
that the new framework can be used to solve the co-design problem in this section.
The overall design flow is illustrated in Figure 3.5.
Step 1: Determine the footprint area of the 3D IC
Note that our proposed technique follows the 2-step design flow (Section 2.5.1).
The Layer partitioning step is the same as introduced in Section 2.5.1. After this,
we need to determine the footprint area of the 3D IC. We assume the diameter and
pitch of pins as well as the diameter of the TSVs are predetermined parameters.
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Figure 3.4: Comparison of the peak temperature between our linear model and the
original thermal model [3] (r is the correlation coefficient)
Therefore, the number of TSVs that can be placed in a single pin is a constant
(referred to as ntsv). In this case, the footprint area for a chip is determined by
the number and distribution of micropin-fins which should provide enough space to
place TSVs.
In this work, we assume the micropin-fins are arranged in the staggered style
with identical pin-pitches along the width and length direction (denoted as S). And
we assume the micropin-fin structure on each layer is the same. There for, the upper
bound of the number of TSVs that can be placed in each layer can be determined
according to ntsv:
First, we can calculate the upper bound of the number of TSV that can be
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placed in one layer according to ntsv using Equation 3.5
UTSV = ntsv × Number of pins in one layer (3.5)
We also assume the pins are arranged in the staggered style and the pin pitch
along the width and length directions of the chip are identical (denoted as S).
As illustrated in Figure 3.5, we determine the heat sink structure after the layer
assignment by ensuring that UTSV is larger than the maximum number of TSVs in
one layer in order to achieve a feasible design. We propose a heuristic algorithm to
achieve this:
1. After layer partitioning of gates, the initial footprint area, Afp, of the 3D IC
can be determined using Equation 3.1 with an initial white-space ratio, αW .
We assume aspect ratio of the chip (i.e. Wchip/Lchip) is AR. This gives an
initial size (in 2D) of 3D IC: Wchip =
√
Afp × AR and Lchip =
√
Afp/AR.







]. Since the pins are arranged in the staggered style, a thermal grid
contains a half pin on average (Figure 2.2). Without loss of generality and for
the ease of locating pins, we suppose a pin to be located at the center of a
thermal grid. Sometimes, there could be two possible patterns (as illustrated
in Figure 3.6 showing the pattern with 5 × 5 thermal grids in one layer). In
this case, we take the pattern with more pins for the sake of TSV bandwidth.
2. When the pin pattern is determined, we compare the current UTSV with the
maximum number of TSVs in one layer. If UTSV is small, we increase αW with
a little step and go to step (1) to regenerate the pin pattern. This loop stops
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Figure 3.5: Flow chart of the pro-
posed algorithm
Figure 3.6: Illustration of two possible
pin-fin patterns for the chip with 5×5
thermal volumes in one layer
until there is enough pins accommodate for the TSVs in each layer. After this,
the pin pattern as well as the footprint area of the 3D IC are fixed and we
proceed to the in-layer placement stage for further process.
Step 2: Calculate the optimal power map and formulate the problem
Recall that one of the objectives in this problem is to minimize the in-layer
temperature gradient. In this work, the optimization of the in-layer temperature











where L is the total number of layers in the 3D IC. In Section 3.2.1, we have proposed
a simplified linear model for the micropin-fin based MF cooling: T = Rθ,P0P . Given
this linear model, we will find the optimal power map POPT at the beginning of each
partition level (Section 3.1.1) such that ∆T in Equation 3.6 is minimized. Formally
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Pi ≥ 0 ∀i
(3.7)
In the above optimization problem, the variable is P = {P0, P1, ..., Pn} where n
is the number of power grids. riθ,P0 is the i
th row vector of Rθ,P0 . L is the total
number of layers in 3D IC, P0 is the total power of the circuit and Pl is the total
power of gates in the lth layer. Both P0 and Pl are constant. This problem can be
reformulated as a linear programing problem and solved efficiently. The solution to
the problem is POPT . POPT is then used as the metric in the placement stage to
minimize ∆T . Since the thermal model is linear and unchanged (i.e. Rθ,P0 is fixed)
during the placement stage, if the power map matches POPT , ∆T of the temperature
profile generated from this power map is minimized.
Given POPT , the placement problem to be solved at each partition level can
be formulated as follows:
variable: xl
min WL(xl) + β1Overlap
l + β2||P (xl)− P lOPT ||2
s.t. N iTSV (x
l) ≤ U iTSV ∀i
(3.8)
Here, xl is the variable representing the distribution of gates and TSV cells at
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the l partition level . WL(xl) and P (xl) are the wire-length cost and power map of
the distribution xl, respectively. Overlapl is the overlap cost for the l partition level
which is calculated using Equation 3.2. β1 and β2 are the adjusting parameters.
N iTSV (x
l) is the number of TSVs within the i grid of the partition level l and U iTSV
is the capacity to accommodate TSVs of that grid calculated according to the pin
pattern generated previously.
Step 3: Calculate the Gain for each move
The HQBP framework requires the “gain” of moving each gate or TSV to be
calculated before each iteration of the move (Section 3.1.1). The gain is calculated
as the current cost minus the new cost after the move. According to Equation 3.8,
the cost function is WL(xl) + β1Overlap
l + β2||P (xl) − P lOPT ||, thus the gain is
constituted of three entries: the gain of wire-length cost, the gain of overlap cost
and the gain of the power distance. The calculation of the first two gains has been
introduced in Section 3.1. The gain of the power can be efficiently calculated by
comparing the cell (i.e. gate or TSV) power, current total power in the grid and
the optimal power in the grid.
3.2.3 Data and Analysis
In order to evaluate our algorithm, we perform placement for 10 benchmarks
from IWLS 2005 benchmark suits [56] on a three-tier stacked 3D IC with micropin-
fin based MF cooling. For some benchmarks, we duplicate them to acquire large
circuit designs. The information of each benchmark circuit is shown in Table 3.4.
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Circuits Description No. of Gates #TSVs Chip Size (mm2) Qchip (W)
Chip 1 wb conmax 29,034 1071 3.31 13.6
Chip 2 ethernet 46,771 2378 5.88 26.8
Chip 3 4 dup. of pci bridge32 67,264 897 5.80 33.8
Chip 4 4 dup. of ac97 ctrl 71,130 1385 7.58 32.4
Chip 5 2 dup. of b17 74,234 2739 4.18 25.0
Chip 6 6 dup. of usb funct 76,848 1073 5.23 30.0
Chip 7 7 dup. of mem ctrl 80,080 1211 5.15 28.9
Chip 8 b18 92,048 2350 4.92 24.1
Chip 9 des perf 98,341 4743 5.88 32.0
Chip 10 5 dup. of aes core 103,970 1970 5.88 27.7
Table 3.1: Circuits information (dup. = duplication)
In this table, “Chip Area” represents the total area of the 3D IC, Qchip is the total
power of the circuit, and “#TSVs” represents the total number of TSVs in the 3D
IC after the layer partitioning step. Other parameters of the MF cooling heat sink
is listed as follows: the height of pins H = 300µm, the diameter of pins D = 100µm,
the pitch of pins S = 180µm and the pumping power is 1mW . The diameter of
TSV is 8µm. The maximum temperature limit Tmax = 85
oC.
Our cooling-aware placement method is evaluated against the method that
just minimizes the wire-length during placement without considering the position
of pins. This baseline result is generated using the same hierarchical method as
introduced above while the power distribution term is removed from the cost func-
tion. A TSV legalization procedure follows the this technique to re-allocate TSVs
to their closest pins while maintaining the cell-overlapping constraint. For these
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PTPA Co-placement Algorithm
Name WL (m) max T ∆T max ∇T WL (m) max T ∆T max ∇T RT(min)
Chip 1 0.79 83.4 28.8 43.8 0.97 60.0 3.1 17.3 51.29
Chip 2 3.20 89.5 40.8 27.6 3.28 68.5 3.7 12.0 215.3
Chip 3 3.13 82.3 29.0 30.1 4.00 74.0 5.9 17.8 87.1
Chip 4 3.94 88.0 30.9 55.9 4.06 73.1 10.0 19.6 79.4
Chip 5 3.42 92.2 25.1 44.1 4.20 72.6 6.4 13.5 345.8
Chip 6 4.50 102.1 22.4 50.9 5.08 82.7 6.0 13.5 138.3
Chip 7 4.10 96.4 20.2 48.0 4.95 80.5 5.9 13.1 148.1
Chip 8 5.00 88.0 23.8 45.8 5.57 78.7 3.4 12.7 514.6
Chip 9 6.26 82.4 28.7 19.5 5.80 69.5 7.1 11.6 157.8
Chip 10 5.67 83.8 29.0 47.8 7.31 62.5 6.4 11.6 124.5
Table 3.2: Experimental results of PTPA (Post-TSV-Allocation Placement Algo-
rithm) and our co-placement algorithm
two methods, we compared the half-perimeter wire-length (WL), peak temperature
(max T), ∆T (which is calculated by Equation 3.6) and the maximum temperature
gradient (max ∇T ) of the layout generated from this “Post-TSV-allocation Place-
ment Algorithm” (PTPA) with those derived by our co-placement algorithm. The
results are illustrated in Table 3.2. In Table 3.3, we calculate the improvement by
using or method for each circuit. In the table, the unit of max T and ∆T is oC and
the unit of max ∇T is oC/mm. “RT” represents running time of our algorithm.
Compared to the baseline case, our cooling-aware placement technique has
better temperature uniformity. According to Table 3.3, our method can achieve
an average of 79.2% reduction in ∆T thus leading to smaller temperature gradient
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Overhead and Improvement
Name WL max T ∆T max ∇T
Chip 1 22.8% -28.0% -89.3% -60.5%
Chip 2 2.5% -23.4% -90.9% -56.4%
Chip 3 27.8% -10.0% -79.8% -41.0%
Chip 4 3.0% -16.9% -67.6% -64.9%
Chip 5 22.4% -21.2% -74.4% -69.4%
Chip 6 12.8% -19.0% -73.1% -73.4%
Chip 7 20.7% -16.5% -70.8% -72.7%
Chip 8 11.4% -10.6% -85.7% -72.3%
Chip 9 -8.1% -15.3% -73.6% -22.1%
Chip 10 28.9% -25.4% -78.0% -75.8%
Average 13.0% -18.7% -79.2% -64.6%
Table 3.3: Overhead and improvement by comparing the co-placement algorithm to
the PTPA
in each layer (64.6% reduction on average) and lower peak temperature (18.7%
reduction on average). In addition, our method can guarantee the design of 3D
IC is thermally feasible while the peak temperature for some circuits placed by
PTPA exceeds the limit. It should be noted that while we can always reduce peak
temperature by increasing pumping power, this action introduces extra overhead
and cannot improve the uniformity of temperature distribution. Therefore, in our
experiment, the pumping power is fixed to 1mW .
In order to improve the cooling efficiency, our proposed method may cause the
increase in wire-length. However, as demonstrated by the result, such cost is not
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very high. In one case, the wire-length of the circuit placed by our method is even
smaller than that placed by PTPA. This is due to the fact the TSV legalization
procedure increases the wire-length by re-allocating TSVs. On average, the increase
of wire-length generated from our algorithm compared to PTPA is 13.0%.
As for the run time of our algorithm, different circuit has different run time
(RT) as shown in Table 3.2. In general, the run time is proportional to the input
size which is characterized by the number of gates, the maximum size of a net and
the number of layers.
3.3 2nd-level Co-Design Problem: Cooling-Power-delivery Co-Placement
In this section, we propose a co-design method based on the HQBP framework
(Section 3.1) to determine the placement of gates, signal TSVs, P/G TSVs as well as
the allocation of micro-channels in 3D ASICs with micro-channel based MF cooling.
This methodology is intended to handle all the interdependent relationships in the
3D IC during the physical design stage of MF cooled 3D ICs (as introduced in
Section 2.4). In order to achieve this, we need to modify HQBP framework such that
the design of micro-channels and 3D PDNs can be incorporated into this framework.
The key challenges of this problem are:
 Micro-channels span across the whole length of the chip. Therefore, the local
update process in the HQBP framework needs to be modified to accommodate
the modification of positions of micro-channels.
 Since micro-channels are built through the inter-layer regions, it will conflict
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Figure 3.7: Illustration of the design flow to solve the second-level co-design problem
based on the HQBP framework
with both signal and P/G TSVs. This interaction should be captured when
modifying the position of any of the structures.
 Temperature and voltage calculation is very time consuming. We should find
some efficient models to capture the influence of each move (of gates, signal
TSVs, micro-channels and P/G TSVs) on the temperature and voltage.
The thermal and PDN model used in this project have been introduced in
Section 2.1.1 and 2.2. The modification of the HQBP framework and the proposed




Figure 3.7 illustrates the design flow of the proposed technique. As illustrated
in the figure, we will perform the following modifications to the HQBP framework:
1. Initialize the number of micro-channels and P/G TSVs for each layer after the
layer assignment of gates (which is introduced in Section 3.1.1).
2. Enable the co-placement of micro-channels and P/G TSVs.
3. Calculate the gain (as defined in Section 3.1.1) induced by the temperature
and voltage drop.
In the rest parts of this section, we will introduce the three modifications in detail.
3.3.1.1 Initialize the Number
Following the layer assignment of gates, we will determine the number of P/G
TSVs and micro-channels on each tier successively (as illustrated in Figure 3.7). This
is a complicated problem because on one hand, we would like to allocate sufficient
P/G TSVs and micro-channels for power delivery and cooling respectively, while on
the other hand, we hope the addition of these structures should have as small impacts
on the 3D IC performance as possible. For instance, large number of P/G TSVs will
compete with signal TSVs for space and cause routing congestion thus affecting the
3D IC performance; over-allocation of micro-channels will come in conflict with all
types of TSVs thus causing significant performance degradation and even infeasible
designs. Therefore, on this stage, we would like to calculate a reasonable number
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of P/G TSVs and micro-channels. However, the main challenge is although the
assignment of gates and the number of signal TSVs on each tier is already known
up to this step, their positions are not yet specified. Therefore, we cannot have
an accurate estimation of whether a certain number and distribution of P/G TSVs
would achieve just sufficient power supply. Similarly, the conflict between TSVs and
a certain allocation of micro-channels cannot be estimated accurately either. Hence
at this step, we provide a greedy algorithm to roughly estimate the number of
P/G TSVs and micro-channels, successively. The number of P/G TSVs and micro-
channels would be further refined in the “in-layer placement” stage (Section 3.1.1
and the modifications to this part will be introduced later) where the actual gate,
TSV and micro-channel location would be determined. The initialization of the
number of micro-channels follow the similar procedure. In the following, we will
introduce the algorithm to determine the number of P/G TSVs:
 Initialization: The number of P/G TSVs allocated to each tier is initialized
as the maximum possible number of P/G TSVs on the tier, which is denoted
as NmaxPGT . N
max
PGT is decided by the predefined minimum pitch of P/G TSVs
and the footprint area of the 3D IC (determined after the partitioning of gates
across layers).
 Computing the Initial ∆Vmax: Here, ∆Vmax represents the maximum volt-
age drop across the 3D IC. After initializing the number of P/G TSVs, we can
evaluate ∆Vmax of the chip using the PDN model introduced in Section 2.2.
Currently the P/G TSVs are distributed uniformly as introduced in the pre-
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vious step. Therefore, construct the 3D PDN by uniformly adding resistors to
connect the power grid points on the adjacent layers. The power profile of the
3D IC (P ) is determined by assuming the power on each tier to be distributed
uniformly and the current load is calculated through I = P /V 0dd, where V
0
dd
is the source supply voltage. The current load is then fed into the 3D PDN
to calculate the real supply voltage, Vdd, on each grid point in the 3D PDN.
Then the initial maximum voltage drop, ∆Vmax = max (V
0
dd − Vdd).
 Removing Redundant P/G TSVs: The maximum voltage drop across
the chip (∆Vmax) generated by allocating maximum possible number of P/G
TSVs to each tier should be as low as possible (i.e. lower than the preset
voltage drop limit, ∆Vlimit). If the condition is violated, the design is infeasible
and we should return to the layer partitioning level and allocate fewer gates
to the top layers. If there is a slack between the estimated voltage drop and
the limit, however, we will remove the redundant P/G TSVs. To achieve this,
we gradually increase the pitch between P/G TSVs on each layer (and keep
each layer to contain identical number and distribution of P/G TSVs) until
∆Vmax is just lower than ∆Vlimit. The number of P/G TSVs on each layer is
thus determined.
Following this, we get the tier-assignment of each gate as well as the initial number
of P/G TSVs and micro-channels between the adjacent tiers.
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3.3.1.2 Modify the Cost Function
In order to enable the co-placement of micro-channels and P/G TSVs, we
need to modify the “in-layer placement” stage (Section 3.1.1). Meanwhile, the
cost function of the problem should also be modified to capture the impacts of
temperature and voltage drop. The modified in-layer placement flow is stated as
follows:
The process is started by randomly partitioning all gates and signal TSVs
in each layer into four grids. P/G TSVs are uniformly partitioned into the four
grids and micro-channels are uniformly bi-partitioned to the associated columns.
As illustrated in Figure 3.8(II), a column constitutes the set of grids along the y
direction in which the micro-channel spans. For instance, the Column 1 in Fig-
ure 3.8(II) contains two grids: g0 and g1. The process described above is known as
the “first-level partition”. Following this, we will process the first-level partition.
By processing, we imply moving gates, signal TSVs and P/G TSVs across grids and
moving micro-channels across columns to minimize the following cost:
Cost = αWLCWL + αAOverlap+ αTTmax + α∆V ∆Vmax. (3.9)
In this equation, CWL represents the wire-length cost which is introduced in Sec-
tion 3.1.2; Overlap represents the overlap cost which equals to the sum of all types
of overlap (including gate-gate, gate-TSV, TSV-channel etc. ) in all grids under
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Figure 3.8: Illustration of the evolution of the “in-layer placement” stage after
modifications by showing the first partition level to the third partition level (I,
II represent the first partition level; III, IV represent the process of the second
partition level; V illustrates the process of the third partition level. The shaded
column indicates the currently processed column. The white arrows indicate the
order of grids to be processed)











max(0, ATSV,i + Ach,i − Â)).
(3.10)
Here, Ag,i is the total gate area within grid i; ATSV,i is the total area of signal
and P/G TSVs within grid i; Ach,i is the total area of micro-channels intersected
with the grid i; Â is the area capacity of grid i. Note that Equation 3.10 is the
51
extension of Equation 3.2 by considering the spacial conflict between micro-channels
and TSVs. The process of a group of four grids is similar to the method introduced
in Section 3.1.1. However, in this problem, we need to deal with two more factors:
Tmax and ∆Vmax. Tmax and ∆Vmax are the peak temperature and the maximum
voltage drop of the whole chip, respectively. Tmax and ∆Vmax can be estimated
using the models introduced in Section 2.1.1 and 2.2. Note that, in order to use the
3D PDN model, we uniformly distribute the P/G TSVs in each grid thus forming the
3D PDN netowrk. As introduced in Section 3.1.1, before each iteration of moving
gates, TSVs or micro-channels, we need to calculate the “gain” of each potential
move. The calculation of the gain induced by wire-length and overlap has been
described in Section 3.1.1 and we will introduce a method to calculate the gain of
Tmax and ∆Vmax efficiently (Section 3.3.1.3).
When the Cost cannot be further reduced, the process is stopped and we have
each layer of the 3D IC partitioned into four grids with appropriate cells (i.e. gates
and signal TSVs), micro-channels and P/G TSVs as illustrated in Figure 3.8(II). If
the peak temperature (or the maximum voltage drop) decreases after the process,
we removes micro-channels (or P/G TSVs) while the thermal (or voltage drop)
constraint is still maintained. If either the number of micro-channels or the P/G
TSVs changes, we process the first-level partition for another round. On the other
hand, if the peak temperature (or the maximum voltage drop) increases, we discard
the result for this round of process. This is because the current design is infeasible
(with respect to temperature or voltage drop). Then we start from the result for
the last round of process (which is feasible), increase the weight for the temperature
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(or voltage drop) in Equation 3.9 and perform another round of process. When a
design is feasible and the number of micro-channels and P/G TSVs does not change
the algorithm continues processing by further partitioning (Figure 3.8(III)-(V)).
During each of the following hierarchical partition levels, we first process the
grids constituting the same column and then come to the grids of the next column.
As illustrated in Figure 3.8(III)-(IV), we first process column 1 (including grid g1
and g2) and then process column 2 (including grid g3 and g4). Before processing
the grids of a certain column, the algorithm uniformly partitions the micro-channels
passing through the column into two sub-columns (Figure 3.8(III)) and uses the
number of channels in each sub-column to represent the initial distribution of micro-
channels, which is denoted as MCini. Following the partitioning of micro-channels,
each grid of that column is processed successively. As illustrated in Figure 3.8(III),
in Column 1, grid g2 is processed after g1. For each grid under processing, the
algorithm first randomly partitions the cells (including gates and signal TSVs) of
that grid into four sub-grids and uniformly partitions the P/G TSVs of that grid
into four sub-grids. Following this, the current peak temperature and maximum
voltage drop across the 3D IC are evaluated using the models introduced above.
The gates, TSVs and micro-channels are then moved to reduce the Cost within the
currently processed grid. The form of Cost is similar to that in Equation 3.9 with
Tmax and ∆Vmax representing the peak temperature and the maximum voltage drop
of the whole chip, respectively. However, CWL and CA now represent the wire-
length cost and overlap cost within the processed grid rather than the whole chip.
This point has been covered in Section 3.1.2. Note that micro-channels within the
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column can be moved between the sub-columns during the processing of each grids
in the column. However, this action may increase the overlap cost of the already
processed grids within the same column. Therefore, if MCnew (i.e. the distribution
of micro-channels after processing all the grids within the column) is not equal to
MCini, the current column is processed again (i.e. all the grids in the column will be
processed again) as illustrated by the “U” shape arrow in Figure 3.8(III). Since the
algorithm tends to reduce the peak temperature of the whole chip when processing
grids, we can finally achieve MCini = MCnew after a finite number of iterations of
processing the column. After this, the algorithm proceeds to process the grids in
the next column (as illustrated in Figure 3.8(IV)). When all the grids have been
processed, the algorithm checks if the number of micro-channels (or P/G TSVs)
can be reduced while the thermal (or voltage drop) constraint is still maintained.
If the number of either structure is changed, the current partition level is processed
again, otherwise the algorithm proceeds to the next partition level (as illustrated in
Figure 3.8(V)). The algorithm stops when the preset maximum number of partition
levels is reached. It should be noted that when the size of the partitioning grid is
smaller than the thermal grid (or the power grid), the position of micro-channels
(or P/G TSVs) will not be changed while the position of gates and signal TSVs can
be further updated.
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3.3.1.3 Calculate the Gain Induced by the Temperature and Voltage
Drop
Before moving cells in each iteration, our algorithm calculates the Gain of
each cell which is the sum of four types of gains: GWL, GA, GT and G∆V . The
calculation of GT and G∆V can be very time consuming since, naively, we need to
perform one matrix multiplication for each move of each cell. In this section, we will
introduce an approximate yet efficient method to calculate GT and G∆V . First of all,
First of all, we quantize GT (or G∆V ) to three discrete values: -1, 0, 1 to represent
three states. If GT (or G∆V ) equals 1, the peak temperature (or the maximum
voltage drop) decreases due to the move of the cell (i.e. gates and signal TSVs). On
the other hand, if GT (or G∆V ) equals -1, the peak temperature (or the maximum
voltage drop) increases. If the move of the cell will not induce significant change to
the peak temperature (or the maximum voltage drop), GT (or G∆V ) equals 0. In
the following, we will introduce a method to calculate the modified GT , while the
calculation of G∆V follows the same procedure.
Motivation
According to Section 2.1.1, T = RP . Both the change of R and P will
change T . During each iteration, moving a signal TSV will change R while moving
a gate will change P . Since the total number of signal TSVs in a 3D IC is usually
very large (over several thousands), the change of R induced by moving several
signal TSVs is negligibly small. This enables us to assume R to be constant for a
number of iterations of moving cells. Actually, our algorithm will modify R after
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the positions of a large number of signal TSVs have been changed. Based on this
assumption, T is a linear function of P which can only be changed by moving gates.
Suppose a gate with power ∆p is moved from thermal grid i to j. The temperature
in thermal grid k (i.e. the average temperature in the thermal grid) will change
by ∆Tk = (Rkj − Rki)∆p. Here, (Rkj − Rki) is a constant for all k. Therefore,
we can determine whether the peak temperature of the chip is increased or not by
simply comparing the gate power (i.e. ∆p) with some pre-calculated values rather
than performing the time-consuming matrix multiplication. The calculation of such
values will be introduced in the next paragraph.
Preprocessing
At the beginning of each partition level, we will determine for each pair of
grids (e.g. grid i and grid j) the threshold value of δP such that moving δP from
grid i to j leads to the increase in peak temperature. Suppose the peak temperature
of the 3D IC (denoted as T 0max) is currently discovered in grid k. The procedure is
stated as follows:
 For each pair of grids (e.g. from grid i to j), check Rkj−Rki. If Rkj−Rki > 0,
moving any gates (with positive power) from i to j will cause the increase of
peak temperature.
 if Rkj − Rki ≤ 0, moving any gates from i to j will not increase the peak
temperature at grid k. However, this action may cause the temperature in
other locations increase which may still increase the peak temperature of the
chip. Therefore, we need to find the threshold value for δP moved from grid i
56
to j which makes the temperature in some other grids increase to reach T 0max.
This threshold value is denoted as P THij . If the power of a gate in grid i is less
than P THij , moving it to j will not increase the peak temperature. When this
condition is held, if Rkj−Rki < 0, the peak temperature will be reduced while
the peak temperature is regarded as unchanged if Rkj −Rki = 0.
 For each pair of grids (e.g. from grid i to j), we record the sign of Rkj − Rki
as well as P THij if there is one. These values form the criteria for determining
GT in the future.
Determining GT During the Run-time
During each iteration of move in the “in-layer placement” stage (Section 3.1.1),
each cell (i.e. gate or signal TSV) can be possibly moved to other three grids. The
GT for signal TSVs is 0. For each gate, we traverse all its possible moves and calcu-
late gain for each move according to the pre-generated criteria. If a move increases
the peak temperature, the gain is -1; if a move decreases the peak temperature, the
gain is 1; otherwise the gain is 0. The GT of a cell is the largest gain among all the
possible moves. This gain, together with the destination grid of the corresponding
move, will be stored.
Updating Criteria
The method stated above is valid only when the following two conditions are
satisfied: (1) R is almost constant and (2) the temperature profile does not change
too much. In order to meet these requirements, our algorithm modifies the criteria
when either a large amount of signal TSVs change their positions or the change
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Bechmarks #Gates #s-TSVs PD (W/cm2) Chip Size (mm)
usb funct 13K 5K 675 0.63
pci bridge32 17K 3K 714 0.70
aes core 21K 1K 334 0.55
b22 28K 14K 512 0.88
wb conmax 30K 4K 535 0.70
ethernet 47K 2K 234 1.30
RISC 60K 10K 474 1.20
b18 92K 14K 706 1.35
des perf 98K 10K 257 1.33
vga lcd 124K 24K 586 1.72
Table 3.4: Benchmark information (s-TSVs indicates the signal TSVs; PD indi-
cates the power density of the chip)
of peak temperature exceeds a threshold value. According to our simulation, the
modification only takes place every several tens of iterations.
3.4 Experimental Results
In this section, we will show the experimental results for the second-level
problem. We first introduce the setup of the experiment in Section 3.4.1. Then
the data and analysis will be presented in Section 3.4.2.
3.4.1 Setup of The Experiment
The algorithm is tested with benchmarks from IWLS2005 benchmark suit [56]
on a three-tier stacked 3D IC. The benchmark circuits are synthesized using 45nm
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Micro-channel dimension 50µm× 100µm (width × height)
Micro-channel wall sickness 50µm
Fluid velocity 5m/s
Inlet flow temperature 25◦C
Ambient temperature 25◦C
Signal TSV diameter 10µm
P/G TSV diameter 20µm
Power grid size 100µm× 100µm
Source voltage (V 0dd) 1 V
Table 3.5: Parameters used in the simulation
technology library. Since the benchmark circuits do not have the information indi-
cating the power consumption, such as the current load or the gate-level switching
activities, we generate power profiles using the following procedure: For each gate,
its power density is randomly generated between 10W/cm2 and 500W/cm2 and its
power is computed by multiplying the gate area (acquired from the technology li-
brary) with the generated power density. The total power density of a benchmark
implemented in the 3D IC is computed by dividing the total power of all gates by
the footprint area of the 3D chip. The whitespace ratio for each circuit is 20%. And
without loss of generality, we assume the shape o the chip is square. The number
of gates, signal TSVs, chip size and the power density for each benchmark used in
the experiment are shown in Table 3.4. Some other parameters used in the simula-
tion are shown in Table 3.5. For the 3D PDN model, the resistance of P/G TSVs
is calculated according to [14] while other parameters are taken from [38]. The
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temperature limit is 85◦C and the voltage drop limit is 10% of the source voltage.
For each benchmark, we first use hMETIS [52] to partition the netlist and
assign gates to the layers of the 3D IC. Afterwards, four different techniques are
studied: AC-WL-driven, MC-WL-driven, Cooling-Aware and T-V-Aware.
 AC-WL-driven Method. This represents the method of Wire-length-driven
placement method [57] with air-cooling. The objective of the wire-length-
driven method is only to reduce the wire-length while keeping the overlaps
between gates and signal TSVs lower enough. After the placement, air-cooling
scheme is applied to cool the 3D IC and the 3D PDN is designed by uniformly
allocating P/G TSVs.
 MC-WL-driven Method. This represents the method of Wire-length-driven
placement method with micro-channel based MF cooling. After the wire-
length-driven placement [57], this method adds micro-channels to cool the
chip and design the 3D PDN by uniformly allocating P/G TSVs. The micro-
channels are allocated following the similar approach in [28]. The overlaps
introduced by adding these new structures will be eliminated by redistribut-
ing gates and signal TSVs.
 Cooling-Aware Method. After partitioning gates across layers, we fol-
low the procedure introduced in Section 3.3.1 to determine the number of
micro-channels of each layer in the 3D IC, thus solving P1 as described in
Section 3.3.1. Then, during the placement stage, the algorithm places gates,
signal TSVs and micro-channels simultaneously to co-optimize the wire-length
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and temperature with as fewer micro-channels as possible. The overlaps among
gates, signal TSVs and micro-channels are also controlled. When the place-
ment is done, the P/G TSVs are added uniformly and the new overlaps are
eliminated by redistributing gates and signal TSVs.
 T-V-Aware Method. T-V-Aware is the short form of Thermal-VoltageDrop-
Aware. This method handles all the interdependent relationships as intro-
duced in Section 2.4, such that the micro-channel heat sink and P/G TSVs
are designed simultaneously with the placement of gates and signal TSVs.
Readers may refer to Section 3.3.1 for details of this method.
The results of all benchmarks when applying the four methods are shown
in Table 3.2. Note that, except for “AC-WL-driven” method, all the other three
methods use micro-channels to cool the chip. For each benchmark, the number
of micro-channels used for cooling for the three methods is identical (thus the
pumping power is the same). Similarly, the same number of P/G TSVs are used
for all the methods. In the table, the average wire-length across all benchmarks for
each method is reported. As for the “Average for Tmax” and “Average for ∆Vlimit”
for each method, they are calculated using the following equations, respectively:





(max(0, Tmax,i − Tlimit)), (3.11)






Here, N is the total number of benchmarks; Tmax,i and ∆Vmax,i are the peak tem-
perature and maximum voltage drop for the ith benchmark, respectively. Tlimit is
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the temperature limit where Tlimit = 85
◦C and ∆Vlimit is the maximum voltage drop
margin where ∆Vlimit = 100mV .
3.4.2 Results and Analysis
To begin with, we will show the benefits of using MF cooling in 3D ICs by com-
paring the results of air-cooling and MF cooling applied to the WL-driven method.
The results are shown in Table 3.6. As illustrated by the data, air-cooling alone is
far less sufficient to remove heat from the 3D IC thus resulting in very high peak
temperature (with an average of 148.6◦C exceeding Tlimit). On the other hand,
with micro-channel cooling, the peak temperature is significantly reduced. The cost
paid for this method is the wire-length increase due to the redistribution of gates
and signal TSVs. The average increase in wire-length is roughly 11% (Table 3.6).
Although the cost is not large, this method (i.e. post allocating micro-channels
after the WL-driven placement) still cannot guarantee thermally feasible designs
with a small number of micro-channels. As illustrated in Table 3.6, over half of
the benchmarks result in thermal violation even with micro-channel cooling. The
average peak temperature violation is 6.5◦C compared to the temperature limit,
Tlimit = 85
◦C. Similarly, post-designing P/G TSVs may not guarantee a safe volt-
age drop either (with an average of 7.3mV violation when the voltage drop margin
is 100mV ). Note that, benchmarks with violated peak temperature or maximum
voltage drop are marked with “(-)” in Table 3.6.
The thermal problem due to post-allocating micro-channels can be solved by
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the second method: Cooling-Aware method with co-placement of gates, signal TSVs
and micro-channels (shown in “Cooling-Aware” column in Table 3.6). However,
when we turn to the voltage drop, we find that in most cases, the voltage drop is
worsened compared to WL-driven method. The average voltage drop violation of the
Cooling-Aware method is 15.7mV . This situation is caused by the way the Cooling-
Aware method works. Due to the degradation of cooling capability downstream the
micro-channels, the Cooling-Aware method tends to place gates with higher power
close to the inlet of the channel while allocating fewer gates at the outlet. This
might result in significantly non-uniform power profile which adds the load burden
to the 3D IC with uniformly distributed P/G TSVs. Therefore, the voltage drop
becomes worse.
In order to fix the thermal problem with micro-channel cooling as well as
maintaining the voltage drop within the margin, we propose the T-V-Aware place-
ment method as introduced in Section 3.3.1. The results are shown in the “T-V-
Aware” column in Table 3.6. As illustrated by the results, T-V-Aware placement
method is able to achieve thermally feasible design while maintaining the voltage
drop within the margin for all benchmarks. For some benchmarks, the reduction of
the maximum voltage drop compared to the Cooling-Aware method can reach up
to 40%. The wire-length of the Cooling-Aware method and the T-V-Aware method
is roughly the same, with an average of 10% increase compared to the WL-driven
method with micro-channel cooling.
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Benchmark
AC-WL-driven MC-WL-driven Cooling-Aware T-V-Aware
WL Tmax ∆Vmax WL Tmax ∆Vmax WL Tmax ∆Vmax WL Tmax ∆Vmax
(m) (◦C) (mV) (m) (◦C) (mV) (m) (◦C) (mV) (m) (◦C) (mV)
usb funct 0.3 124.1 (-) 108.0 (-) 0.3 92.0 (-) 108.0 (-) 0.3 84.9 132.5 (-) 0.3 84.6 92.3
pci bridge32 0.3 151.8 (-) 102.1 (-) 0.4 85.8 (-) 102.1 (-) 0.3 84.7 114.1 (-) 0.3 83.2 97.4
aes core 1.5 288.5 (-) 83.1 1.5 96.9 (-) 83.1 1.5 84.8 79.1 1.5 82.4 69.5
b22 1.0 210.0 (-) 125.3 (-) 1.5 92.5 (-) 125.3 (-) 1.1 84.3 119.8 (-) 1.1 83.9 97.8
wb conmax 0.6 137.4 (-) 137.1 (-) 0.6 83.0 137.1 (-) 0.7 81.3 122.0 (-) 0.7 84.0 98.9
ethernet 1.6 384.6 (-) 88.9 1.6 94.3 (-) 88.9 1.8 81.6 106.8 (-) 1.8 84.1 89.5
RISC 1.7 272.2 (-) 91.6 2.1 92.4 (-) 91.6 2.6 84.2 100.6 (-) 2.7 82.1 90.3
b18 3.3 259.4 (-) 94.5 4.0 90.1 (-) 94.5 4.1 81.8 144.3 (-) 3.8 84.5 95.2
des perf 1.1 293.7 (-) 83.2 1.1 91.2 (-) 83.2 1.2 84.8 79.1 1.2 83.9 71.4
vga lcd 6.3 214.7 (-) 93.1 6.8 95.1 (-) 93.1 8.5 83.3 117.1 (-) 8.3 85.0 93.9
Average 1.8 148.6 7.3 2.0 6.5 7.3 2.2 0 15.7 2.2 0 0
Table 3.6: Experimental results (Average for WL illustrates the average value of
wire-length among all benchmarks; Average for Tmax is calculated using Equa-
tion 3.11; Average for ∆Vmax is calculated using Equation 3.12)
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3.5 Conclusion
In this Chapter, we propose a hierarchical quadri-partitioning based placement
framework to handle the trade-offs during the physical design stage of 3D ASICs
with MF cooling (as introduced in Section 2.4). Our framework is first used to
perform cooling aware placement of gates and signal TSVs with the existence of
micropin-fin based MF cooling (1st-level Co-design Problem) and it can achieve
significant reduction of the in-layer temperature gradient compared to the traditional
placement method. We also extend the framework to co-design the gate-level floor
plan, the assignment of micro-channels and the allocation of P/G TSVs for 3D ASICs
with micro-channel based MF cooling (2nd-level Co-design Problem). Compared to
the traditional sequential physical design flow (i.e. placing gates and signal TSVs,
allocation micro-channels and designing the 3D PDN are performed in the successive
order), our proposed technique is able to guarantee the feasibility of the design (i.e.
no conflicting between TSVs and micro-channels, no violation of temperature etc.
) with a little increase in wire-length.
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Chapter 4: Co-Design Methodologies for 3D FPGAs
In this chapter, we present a framework to explore the design space of 3D
FPGAs with micro-channel based MF cooling. Using this framework, we study the
impacts of stacked layers and micro-channel density on the cooling and performance
of 3D FPGAs. We also propose guidelines for designing 3D FPGAs with micro-
channel cooling based on the experimental results for our proposed framework.
This chapter is organized as follows: Section 4.1 gives a brief review of 3D
FPGAs and the existing placement and routing (P&R) tools for 3D FPGAs. Al-
though 3D FPGAs have the same challenges as introduced in Section 2.4, its special
structure will bring new problems to the physical design. The motivations of this
project is also introduced in this section. Section 4.2 introduces the design-space ex-
ploration framework including the modeling of area, delay, power and temperature.
In Section 4.4, experimental results are discussed. Finally, Section 4.5 concludes
this chapter.
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4.1 Background and Motivations
4.1.1 3D FPGAs
A Field-Programmable-Gate-Array (FPGA) is an integrated circuit which en-
ables the customer to reconfigure the functionality of the circuit after manufacturing.
Therefore, compared to standard cell based ASICs, FPGAs enjoys higher reusabil-
ity, simpler design cycle and faster time-to-market. Nowadays, FPGAs are widely
used in SoC chips with CPUs or GPGPUs to accelerate certain computation (e.g.
neural networks [58,59] etc. ). Meanwhile, the reconfigurable units in FPGAs cause
tremendous programming overheads in FPGAs. According to [60], programmable
elements can account for 90% total footprint area, 80% total path delay and large
portion of power consumption. These overheads make FPGAs area-inefficient com-
pared to ASICs and this gap increases with the continuous scaling of technology
nodes. The logic density of FPGAs can be significantly improved by using 3D inte-
gration technology. This technology stacks multiple dies on top of each other and
uses TSVs for inter-die connection which achieves shorter global wire-length.
Before introducing the 3D FPGA, we would like to describe the two basic
categories of FPGAs classified according to different routing architectures: hierar-
chical style and island style (illustrated in Figure 4.1). In the hierarchical style
FPGA, logic blocks are recursively connected to form a hierarchical structure (Fig-
ure 4.1(a)). Connections between logic blocks within the same cluster are made by
wire segments at the lowest level of hierarchy while the connection between blocks
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Figure 4.1: Illustration of the (a) hierarchical style and (b) island style FPGA
residing in different groups require the traversal of one or more levels of hierar-
chy. This routing style utilizes the locality of connections in FPGAs and has been
used in several commercial FPGA families including Altera Flex 10K, Apex etc.
. Another type of FPGAs is island style FPGA. In this architecture, configurable
logic blocks (CLBs) and I/O blocks are arranged in a two dimensional mesh and
routing fabrics, including connection boxes (CBs), switch boxes (SBs) and routing
channels, are evenly distributed throughout the mesh (Figure 4.1(b)). As illustrated
in the figure, the island-style FPGA has a regular pattern and can be regarded as
the construction of identical tiles [61]. Each tile contains a CLB with its adjacent
routing fabrics. Due to the regular pattern, island-style FPGAs exhibit a number
of desirable properties including efficient connect between CLBs and routing tracks
and high scalability. These properties make island-style the most commonly used
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architecture in contemporary commercial FPGA families including Stratix from Al-
tera and Vertex from Xilinx. Due to the regular architecture, the island-style FPGA
is usually used as the baseline to build 3D FPGAs.
As for stacking FPGAs in 3D, there are generally two different topologies:
1. The first one is developed using monolithic 3D ICs [60] where the computa-
tional units (such as configurable logic blocks) are separated from reconfig-
urable units (such as switch boxes etc. ) and they are placed on different
layers. This type of 3D FPGAs is illustrated in Figure 4.2(a). This type of
3D FPGAs can fully exploit the benefits of 3D integration with high density,
low latency of TSVs. However, one problem with this topology is that it has
low scalability if we would like to have several layers of logic blocks.
2. The second one develops the 3D FPGA by extending the switch boxes in
traditional 2D FPGAs into 3D ones by adding TSVs to the switch boxes. And
several 2D FPGA chips are bounded together using the 3D switch boxes. This
type of 3D FPGAs is illustrated in Figure 4.2(b). Compared to the former
type, this type of 3D FPGAs is easy to fabricate and the traditional P&R tools
can be easily extended for designing this kind of 3D FPGAs. The extension
of the traditional 2D switch boxes to 3D switch boxes will be described in
Section 4.2.1.
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Figure 4.2: Illustration of the (a) monolithic 3D FPGA and (b) the chip bounded
3D FPGA
4.1.2 Design Tools for FPGAs
The design of FPGAs follows similar flow as ASICs. Generally, the design flow
of FPGAs includes the following steps: (1) RTL design, (2) technology mapping, (3)
clustering, (4) placement and (5) routing. Among these steps, RTL design is usually
achieved using VHDL or verilog language and technology mapping (usually known
as logic synthesis) selects certain gates to achieve the logic functions of the circuit.
Clustering is a special step in FPGA design which clusters gates and maps the map
the clusters to CLBs in FPGAs. A CLB is basically a hardware implementation
(using look up tables) of a truth table or several truth tables. T-Vpack (which is
a package of a 2D FPGA P&R tool, VPR [62]) is one of the popular open source
tool for clustering. Following this, the physical positions of the clustered CLBs are
determined during the placement step and the circuit is finally routed in the last
step. Usually, the placement and routing of FPGAs are achieved in a single tool
which is known as P&R tool. P&R tools are the kernel of the FPGA design since it
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has great impacts on the performance and power of FPGAs. Currently, P&R tools
can be categorized into commercial tools and academic tools:
1. Commercial Tools. This kind of P&R tools include Quartus II from Altera,
ISE and Vivado from Xilinx etc. . These tools are developed by certain
companies and provide optimization of implementing circuits on the FPGA
of their companies. The drawbacks of these tools are as follows: (1) they are
inflexible in exploring the design space of FPGAs; (2) only 2D design tools are
available since there are currently no true 3D FPGAs in the market; and (3)
they are usually not free to be accessed.
2. Academic Tools. The most common P&R tool of this kind is VPR [62]
developed by a group in University of Toronto. This tool targets 2D FPGAs
and supports FPGAs with IP modules (e.g. DSPs) in the most recent version.
TPR [63] is an extension of VPR which performs placement and routing for 3D
FPGAs stacked following the second topology (as introduced in Section 4.1.1).
Other popular P&R tools for 3D FPGAs include 3D MEANDER [64] which
supports the interleave of 2D and 3D switch boxes. The academic tools usually
focus on a general architecture of FPGAs (e.g. the island-style) and thus can-
not be directly used on the contemporary commercial FPGAs which have a lot
of specific IP modules and other blocks. However, these tools are much more
flexible than the commercial tools, and are usually open sourced. Therefore,
they are sufficiently good for academic research and design space exploration
of 3D FPGAs.
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TPR Tool: Since TPR [63] is easy to be acquired and widely used in the
investment of the design of 3D FPGAs, we will develop our framework based on
TPR. Here, we briefly introduce this academic tool. TPR takes the CLB-level
netlist and the 3D FPGA architecture as inputs. In the first stage, the netlist is
partitioned into different layers to minimize the total number of TSVs. Following
this, TPR performs timing-driven partitioning-based placement successively from
the top layer to the bottom layer. After the position of each CLB is determined, the
tool uses Pathfinder Negotiated Congestion-delay algorithm [62] to assign routing
elements to each net based on the distribution of routing resources. After routing is
finished, the delay of the circuit is calculated based on Elmore Delay Model. Finally,
TPR will output placement file, routing file and delay. Note that the delay of the
circuit determines the maximum operating frequency of the circuit thus influencing
the power of the chip.
4.1.3 Motivations
In this project, we will follow the second topology to build the 3D FPGA. This
kind of 3D FPGAs has several unique challenges which need to be solved: (1) rela-
tively larger TSV dimension will cause the increase in the footprint area; (2) switch
boxes that provide inter-layer connections will use more transistors resulting in extra
power and delay; and (3) the stacked structure will exacerbate thermal problem by
increasing both the power density and the thermal resistance from the active layer





























Figure 4.3: Trend of the leakage power with increasing temperature (with the data
normalized to the leakage power at 85◦C) [4]
power is taken into consideration. With the geometric and supply voltage scaling,
leakage power becomes the primary contributor to the total power dissipation in
FPGAs (which can account for up to 40% of the total power [65, 66]). Moreover,
leakage power increases non-linearly with temperature as illustrated in Figure 4.3 [4].
The positive-feedback loop between the temperature and leakage power will lead to
thermal runaway if 3D FPGAs are not sufficiently cooled.
The thermal problem of 3D FPGAs can be mitigated by using MF cooling
(e.g. micro-channel cooling) as described in Section 1.1. However, applying miroc-
channel cooling makes the design of 3D ICs even more complicated due to the
several trade-offs introduced in Section 1.1. The case is even worse in 3D FPGAs.
On one hand, the increase of vertical bandwidth (i.e. the number of TSVs) may
not necessarily reduce the delay of 3D FPGAs. This is because although higher
vertical bandwidth will reduce the latency of 3D nets, it will also cause congestion
in 2D routing channels around TSVs due to the restriction of routing resources in 3D
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FPGAs; this may increase the delay of the whole system if the affected 2D routing
is in the critical path of the circuit. On the other hand, although increasing the
vertical bandwidth will possibly reduce the use of switch boxes, the average number
of transistors per switch box will increase since more transistors are required to
support vertical connection and this will cause the rise of leakage power of a single
switch box. Therefore, increasing the vertical bandwidth is not necessarily lead
to the reduction of the power. Recalling the trade-off between the micro-channel
density and the vertical bandwidth in 3D ICs (Section 1.1), the impacts of channel
density on the delay and power dissipation of 3D FPGAs are nonmonotonic, while
in 3D ASICs, the impacts of channel density on the delay and power dissipation
are usually monotonic. This phenomenon makes it even harder to find a design
of 3D FPGAs with micro-channel cooling which is optimal to both cooling and
performance. Therefore, we propose a design-space exploration framework to achieve
this (Section 4.2.2).
As described in Section 1.1, another challenge brought by MF cooling is that
the cooling capability of the heat sink degrades along the flow direction thus may
causing large in-layer temperature gradient and peak temperature if the placement
of CLBs is not done properly. However, traditional thermal-aware placement tech-
niques cannot be directly applied in 3D FPGAs. This is because the power of each
block cannot be accurately obtained after the routing of the FPGA. In this chapter,
we propose a cooling-aware placement technique to place and route 3D FPGAs such
that the in-layer temperature gradient is significantly reduced (Section 4.3).
74
Figure 4.4: Illustration of the subset topology of the (a) 2D-SB and (b) 3D-SB
4.2 Design Space Exploration (DSE) of 3D FPGAs with Micro-Channel
Cooling
4.2.1 Modeling of 3D FPGAs with Micro-channel Cooling
In this thesis, we focus on 3D FPGAs with stacked identical 2D island-style
FPGA chips. This kind of FPGAs is illustrated in Figure 4.2(b). Some of the switch
boxes (2D-SBs) in 2D FPGAs are extended to 3D switch boxes (3D-SBs) to support
the inter-layer connection, which is achieved by fabricating TSVs between 3D-SBs
in adjacent layers. In this project, we assume that each 3D-SB connects to the same
number of TSVs.
Routing Fabric Modeling
In this project, we adopt the “subset-style” [63, 64] to design the switch box
(as illustrated in Figure 4.4). In one switch box, an incoming routing track from one
side is connected to routing tracks from other sides with the identical ID number.
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Therefore, the flexibility (Fs) [64] of a 2D-SB equals three while a 3D-SB has Fs = 5
(including two TSVs connecting to the upper and lower layer respectively). There-
fore, if both vertical and horizontal routing bandwidth in 3D FGPAs are equal to
Wroute, the number of transistors used in a 2D-SB is 6×Wroute while the number of
transistors in a 3D-SB is 15×Wroute. In practice, however, since TSVs occupy much
more silicon area compared to 2D routing channels, we have to limit the number of
TSVs connected by each 3D-SB (usually the number is smaller than the width of a
2D routing channel).
TSV Modeling
In 3D FPGAs, the property of TSVs will significantly affect the delay of the
circuit. In order to model this impact, we use the following equations to characterize









In the above equations, ρm is the resistivity of the metal filling in a TSV, rvia is the
radius of the metal filling region in the TSV, tox is the sickness of the insulate layer
surrounding a TSV, and εr is the relative permittivity of SiO2.
Area Modeling
The calculation of temperature requires accurate modeling of 3D FPGA area.
In this project, we use model the FPGA area as the number of “minimum width
transistor areas” [62]. The minimum width transistor area (MWTA) is defined as
the area of the layout of the smallest transistor, plus the minimum spacing to other
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transistors located to the right and above it. In order to calculate the number of
minimum width transistor areas, we first determine the number and size of transis-
tors used in each programmable block (i.e. CLB, CB and SB). The schematic of
each programmable block in our model is similar to the one described in [62]. For




2×Drive Strength of Minimum Width Transistor
(4.3)
Following this, we can calculate the number of MWTAs for each programmable
block and the “real” area is computed by multiplying the number of MWTAs with
the area value of a certain technology node. Note that up to this stage, TSVs are
not considered yet.
In our model, TSVs are assumed to be built between two 3D-SBs placed on
adjacent layers. Therefore, the area of a 3D-SB should be added with the total
silicon area occupied by TSVs connected to the 3D-SB. In order to simplify the
analysis, in this work, we extend the “tile” of an island-style FPGA as introduced
in Section 4.1.1 in the context of 3D FGPAs. By doing this, a tile can be categorized
into 3D-tile or 2D-tile based on the different types of switch boxes constituting the
tile. The area of a tile is the total area of all the programmable blocks including the
TSVs in the tile.
Micro-Channel Density Modeling
Figure 4.5 shows a 3D FPGA with micro-channel cooling. We use the fol-
lowing physical parameters to characterize the structure of micro-channels: channel
width (Wch), silicon thickness between channels (Wwall), channel hight (Hch) and
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Figure 4.5: Illustration of a chip bounded 3D FPGA embedded with micro-channel
based MF cooling
channel length (Lch). We assume a micro-channel spans across the whole chip thus
the length of the channel is equal to the length of the FPGA chip (Lch = Lchip). The
density of micro-channels is tuned by setting different silicon thickness values be-
tween channels. Without-loss-of-generality, we assume the thickness value can only
be equal to or be a multiple of the channel width (Wwall = λWch, λ = 1, 2, 3, ...). In
this project, we will study how the micro-channel density affects the cooling capacity
and performance of 3D FPGAs (by affecting the vertical FPGA bandwidth).
In this project, a 3D FPGA is modeled by the array of tiles. Therefore, we
will capture the impact of micro-channel density on the distribution of different
types of tiles. In order to do this, we first set all tiles in the 3D FPGA to be 3D-
tile. Following this, we replace some 3D-tiles with 2D-tiles such according to the
micro-channel density. Note that we assume a 2D-tile occupies the same area as a
3D-tile in a single layout. In this way, we can map the micro-channel distribution to
























Figure 4.6: The illustration of our analysis framework
changing the distribution of 3D and 2D tiles in FPGAs. The distribution of different
types of tiles will further influence the placement and routing in 3D FPGAs.
4.2.2 DSE Framework
In this section, we will introduce the method of studying the impact of micro-
channel density on the performance, power and energy efficiency of 3D FPGAs. In
this project, we use the operating frequency to evaluate the performance. Energy
efficiency (E.E.) is defined by the following equation:
E.E. = Frequency2/Power (4.4)
Figure 4.6 shows the framework of our analysis methodology. The kernel of the
framework is extended from TPR [63]. The modified TPR is denoted as E-TPR
in our work. Originally, TPR only supports the 3D FPGA architecture with fully-
vertical inter-connection (i.e. all the switch boxes in the 3D FPGA are 3D switch
boxes). After the modification, we can use E-TPR to tune the distribution of 3D
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SBs according to the given physical parameter of micro-channel and FPGAs (e.g.
the width of micro-channels, the size of a CLB etc. ).
A given circuit (in .blif format) is fed into T-Vpack (which is part of VPR [62],
a P&R tool for 2D FPGA) and ACE2.0 [69] (an activity estimation tool) to gen-
erate a CLB-level netlist and transition density, respectively. Then, the CLB-level
netlist, FPGA architecture and distribution of micro-channels are fed into E-TPR
for placing and routing. Meanwhile, E-TPR also calculates the final delay of the
circuit based on its embedded delay model. Following this, we take the placement
file, routing file as well as the delay and transition density as the inputs to our power
model to calculate the power dissipation profile. The power profile is used to calcu-
late temperature profile which is then fed back into power model (Section 4.2.2.1)
to update the leakage power. This “power-thermal” loop is necessary because of the
positive feedback between leakage power and temperature. The “power-thermal”
loop stops when the update of temperature profile is negligible.
4.2.2.1 Power Model
Our power model is based on the tile-structure of the 3D FPGA and we assume
the power within a tile is distributed uniformly. Power dissipation of 3D FPGAs is
the sum of dynamic power and static power (leakage power). The methodology of
modeling the two types of power is introduced as follows.
(1) Dynamic Power
Dynamic power is generated from transition between signals. Signal transition will
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cause frequently charging and discharging capacitors and this forms the most sig-
nificant contribution to the dynamic power in 3D FPGAs. This kind of dynamic







where Ci, Vi, Di and fi are the total capacitance, swing voltage, signal transition
density and operating frequency of source i. Another component of the dynamic
power is the short-circuit power which is caused by signal switching. According to
[70], while the short-circuit power accounts for a high percentage of the CLB power,
it only contributes less than 10% to the power in the interconnect in an FPGA. In
order to capture both factors of dynamic power and avoid complex computation,
in our work, we model the dynamic power in two independent parts: Interconnect
Power and CLB Power.
The calculation of interconnect power takes two steps. First, we compute
the power for each routing segment (including horizontal routing segments on each
layer and TSVs). A segment connects two terminals (a terminal is an input/output
pin of a CLB or a pin of an SB). The equation to calculate the capacitor-charging-




where Ci is the sum of input/output capacitance of the two terminals and the
distributed capacitance of the segment; Di is the signal transition density of the
net to which the segment belongs and its value is calculated by ACE2.0 [69]; fi is
the operating frequency of the system and Vi is simply taken as the supply voltage.
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Second, we project the power of each segment to the tile because the power of each
tile is what really matters. In order to do this, we divide the segment power equally
and assign it to the tiles containing the two terminals of segment, respectively. Note
that, it is possible that both terminals of a segment reside in one tile. In this case,
the whole power of the segment is assigned to this tile.
The CLB power is calculated as follows: According to our FPGA model, a
CLB contains Look Up Tables (LUTs), flip-flops, multiplexers, buffers and memory
cells. Modeling the dynamic power in a CLB is difficult due to the complex sub-
routing within the CLB. In our work, we use a simulation-based method to model
the CLB power. First of all, we will calculate the average dynamic power of an
active CLB. We use SPICE to simulate each component in a CLB with random
input vector pairs at a certain frequency. The simulation gives the dynamic power
of each component for all the pairs of input vector. The dynamic power of each
component is then taken as the average power for all the input vector pairs of
the component, with the assumption that each pair of input vectors has the same
probability of occurrence. The dynamic power of a CLB (PowerCLB,0)is the sum of
all the components constituting the CLB. Next, we take PowerCLB,0 as the input
and scale it with the real frequency to get the real dynamic power of an active CLB.
Finally, this power is added to the tile which contains the CLB.
(2) Static Power
The static power is caused by the leakage current in FPGAs and can be cate-
gorized into two types: gate leakage and source-to-drain leakage. Detailed modeling
of the two types of static power is difficult and not accurate at small technology
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nodes. Therefore, in our work, we take the experiment value from [71] and calculate
the leakage power for different temperatures based on an analytical extrapolation
function. According to [71], at 85oC, Typical High-Performance Stratix III has 3W
static power for 300K logic blocks (similar to the tile in our model). Since the static
power is linear to the number of logic blocks, we can calculate the static power for
a single logic block, which is around 10µW . This value is then taken as the static
power of a 2D-tile at 85oC in our 3D FPGA model. The static power of a 3D-tile
is γ × 10µW where γ is a scaling parameter equal to the ratio of the number of
minimum width transistor areas (without considering the area occupied by TSVs)
between a 3D-tile and a 2D-tile. Following this, we use the following equation [4] to
extrapolate the static power for different temperatures:
Pstat(T ) = Pstat(T0)× (5.121(
T
T0
)2 − 6.013 T
T0
+ 1.892) (4.7)
Now we get a look-up-table for static power at different temperatures, which is then
fed into the simulation framework.
4.2.2.2 Thermal Model
The thermal behavior of 3D FPGAs with micro-channel based MF cooling
can be characterized by the thermal model introduced in Figure 2.1. Readers may
refer to Section 2.1.1 for more details. This thermal model can be expressed with
a thermal conductance matrix, G. After we get the profile of the power dissipation
profile, P , we can calculate the temperature with the following equation:
GT = P (4.8)
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During the simulation process, when a new temperature profile is calculated, the
static power of each tile is updated according to the new temperature. Then the
temperature is recalculated based on the updated total power dissipation. This is
illustrated in Figure 4.6. This loop stops until the temperature is converged.
Our framework will also capture the impact of temperature distribution on
the routing delay of 3D FPGAs. The resistance of metal is linearly dependent on
its temperature with the following expression: R(T ) = R0(1 + η(T − T0)). Here
T0 is the nominal temperature, R0 is the corresponding metal resistance and η is
the temperature coefficient of the material of routing wires. Based on this fact,
we calculate the resistance of a certain routing segment according to the average
temperature on this segment. The delay of this segment is then calculated using
the temperature dependent resistance. Since the delay will influence the total power
thus affecting the temperature distribution, we update the delay iteratively until it
is converged.
4.3 ECO-Based P&R Framework for 3D FPGAs with MF Cooling
In the previous section, we propose a DSE framework to find the proper density
of micro-channels for a 3D FPGA with micro-channel based MF cooling such that the
performance and energy efficiency are co-optimized. However, this DSE framework
does not consider how the CLBs are arranged in the 3D FPGA. In other words,
the placement in the proposed DSE framework (Section 4.2) is totally unaware
of the MF-cooling. As described in Section 1.1, such cooling-unaware placement
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techniques might result in significant large in-layer temperature gradient which may
harm the reliability of the circuit. In this section, we will modify the DSE framework
proposed in the previous section to achieve cooling-aware placement of 3D FPGAs
thus fixing the temperature non-uniformity problem induced by the MF cooling.
This placement algorithm is introduced as follows:
In the proposed DSE framework (Section 4.2), E-TPR is used to do the place-
ment and routing for 3D FPGAs with micro-channel based MF cooling, even though
the placement does not consider degradation of cooling capability downstream the
flow of the coolant. In our new placement algorithm, we also use E-TPR to place
and route the 3D FPGA. Afterwards, we make some changes to the placement ac-
cording to the thermal requirement and the 3D FPGA is replaced with E-TPR.
This placement prototype is called Engineering Change Order (ECO) placement.
Compared to developing a P&R tool from scratch, the ECO based approach utilizes
the existing tools and achieve the objectives efficiently.
4.3.1 ECO Placement Algorithm.
In this section, we will introduce our algorithm to make ECO modification to
the original placement (“Baseline”) to improve the temperature uniformity. Due to
the fact that the cooling capability decreases along the flow direction (i.e. y direction
as shown in Figure 4.7), we hope to allocate more power close to the inlet end and
this is achieved by shifting high-power nodes toward the inlet. Figure 4.7(a)-(d)
illustrates the flow of the algorithm. We first divide each layer of the 3D FPGA
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Figure 4.7: Illustration of the ECO placement applied on a 2-layer FPGA ((a) start
processing the first two bins; (b) continue processing the following bins in the same
column; (c) process bins in the next column; (d) process bins in the next layer)
into bins and each bin contains a number of CLBs. As depicted in Figure 4.7(a),
bins located along the y direction form the column, while bins located along the




e, where Nx and Ny are the
number of tiles in x and y direction, respectively; βx and βy are parameters tuning
the number of tiles located in a bin. Nodes can only be shifted to the adjacent bin in
the same column (in the same layer). Here, the node means the node in the netlist,
which can be regarded as a gate. Shifting a node to a bin means implementing the
gate using the CLB in the new bin. In our algorithm, we start from the bottom
layer and process each column of bins from the inlet to the outlet. Details of the
processing procedure will be introduced later in this section. Note that, if a CLB
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contains more than one node, all the nodes are shifted as a whole. Finally, we feed
the new placement to E-TPR for rerouting.
When processing two adjacent bins (the bin close to the inlet is called B1
and the other bin is called B2 as shown in Figure 4.7), we shift a node from B2
to the CLBs in B1 if the power of that node is larger than the threshold (Pth). If
there exist empty CLBs in B1, we can simply reallocate the node to these CLBs
(i.e. implementing the function represented by the node using the empty CLBs).
However, if all the CLBs are occupied, we have to choose appropriate CLBs and
swap the node in that CLB with the one which we want to reallocate. In order
to simplify the problem, we choose the target CLBs (in B1) according to their
“available weight” (Wa) which is calculated as follows:
Wa = αWy + (1− α)WP (4.9)
where Wy is the normalized distance from the CLB to the border of B1 and B2. This
term indicates the potential perturbation in wire-length when moving the nodes to
this CLB (or swapping with the node in this CLB if applicable). Larger Wy implies
larger perturbation in the wire-length. WP is the normalized power of the nodes
currently located in the CLB. If the CLB is empty, WP = 0. This term exists
because we always want to swap with a low-power node in the first place. Wa is
thus calculated by the linear combination of Wy and WP . Following this, we sort the
CLBs in B1 in the ascending order of Wa and the target CLB is selected in this order.
Besides, there are some restrictions on moving nodes across bins: (1) the incoming
nodes cannot be swapped with nodes with power larger than Pth; (2) if a node in
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B1 came from B2 during the previous process, it cannot be exchanged. When the
processing of a pair of bins is completed, we continue to process the following pair
of bins as shown in Figure 4.7(b). Now, the previous B2 becomes B1, and the
previous B1 is marked “completed” and will not be revisited again. ECO algorithm
completes when all the bins are processed. Therefore, the time complexity of this
algorithm is O(n) where n is the total number of nodes. Note that the results vary
for different settings of Pth and βy. Pth controls the number of nodes to be replaced
and βy determines the degree to which the original placement can be changed. We
will discuss the impact of βy on the results in the next section. Currently, we set
Pth of each layer as the median of the cell power in that layer. We will investigate
the approach generating the optimal Pth for the future work.
4.4 Experiment and Results
In this section, we first introduce the setup of the experiment including the
parameters used to build the 3D FPGAs with micro-channel cooling. After this,
we will first illustrate the efficiency of MF cooling by applying air-cooling and MF
cooling to the fully-vertical-connected 3D FPGAs, respectively. Then, we describe
the discoveries of the DSE framework (Section 4.2.2) and the guidelines for designing
3D FPGAs with micro-channel cooling. Finally, we will show and analyze the results
after using our proposed framework (Section 4.3) to place and route 3D FPGAs.
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oC Inlet temperature of micro-channel
vf 1 m s
−1 Fluid velocity
kox 1.4 W m
−1K Oxide thermal conductivity
ksi 149 W m
−1K Silicon thermal conductivity
kcu 401 W m
−1K Copper thermal conductivity
kf 0.6069 W m
−1K Fluid thermal conductivity at 25oC
Rseg 101 Ω Resistance of one routing segment
Cseg 22.1 fF Capacitance of one routing segment
Vdd 0.9 V Supply voltage
Table 4.1: Electrical and thermal variables employed in the simulation
4.4.1 Setup of the Simulation
Our framework is evaluated with benchmarks from the Microelectronics Center
of North Carolina (MCNC) benchmark suit. During our design space exploration,
we study how the cooling method and the density of micro-channel influence the
electrical properties of a 3D FPGA. By “electrical properties”, we mean the operat-
ing frequency (Freq.), Power per CLB (PCLB) and Energy Efficiency (E.E.), where
Energy Efficiency is calculated with Equation 4.4. We define a new parameter,






For each micro-channel density, the vertical bandwidth is maximized by using the
maximum number of 3D tiles. The range of MCpitch is chosen from 1 to 11, which
implies that the percentage of 3D-tiles among all tiles ranges from 50% to 92%.
For the fully-vertical-connection, only air-cooling can be applied, while for other
cases a hybrid cooling scheme (air-cooling and micro-channel-based fluidic cooling)
is used. In this work, we assume the temperature limit is 85oC [28]. If the maximum
temperature exceeds this limit, the design is regarded as thermally infeasible. In
this case, we will fix the thermal problem by scaling down the operating frequency.
In the following, we summarize other parameters and variables for the 3D FPGA
with micro-channel based MF cooling.
(1) The number of stacked layers of the 3D FPGA is {2, 3, 4}.
(2) Each 3D-SB has four TSVs connecting to the layer above and beneath it,
respectively.
(3) The diameter and height of an TSV is 10µm and 150µm, respectively. The
resistance and capacitance of a single TSV is 32mΩ and 223fF , respectively.
(4) The width and height of a micro-channel is set as 50µm and 100µm, respec-
tively. According to [28], this will yield a pressure drop less than 1 × 105Pa
and pumping power blow 1W . The channel dimension is fixed during our
simulation.
(5) each CLB is composed of a 4-input LUT, one flip-flop and corresponding mem-








































MaxT Energy Efficiency Frequency Power Per CLB
(b)
Figure 4.8: Maximum peak temperature (MaxT), normalized frequency, normalized
power per CLB and normalized energy efficiency for different number of layers (a)
before fixing the thermal problem and (b) after fixing the thermal problem
(6) Table 4.1 lists the rest of the important electrical and thermal variables em-
ployed in this work.
In Section 4.4.2 and 4.4.3, we will discuss the results in detail.
4.4.2 Fully-Vertical-Connected 3D FGPAs
In fully-vertical-connected 3D FPGAs, all tiles are 3D-tile, thus micro-channels
cannot be allocated under this scenario. Therefore, only air-cooling is applied. The
results are shown in Figure 4.8(a). The bars represent the peak temperature over
all benchmarks for different numbers of stacked layers while the lines represent
the normalized frequency, energy efficiency and power per CLB, respectively. As
illustrated by the figure, the performance, power and peak temperature increases
with the number of stacked layers. The air-cooling scheme is not enough to provide
sufficient cooling, thus the peak temperature of some benchmarks can exceed Tlimit
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even when only 2 functional layers are stacked. In addition, the peak temperature
increases dramatically by increasing the number of layers in a 3D FPGA. Even
though operating frequency and energy efficiency can be improved by stacking more
layers in a 3D FPGA, these benefits cannot be realized with a thermally-infeasible
design.
In this scenario, we can fix the thermal problem by scaling down the oper-
ating frequency, and the results are shown in Figure 4.8(b). It is interesting to
discover from the figure that with the increase of the number of layers, the per-
formance, power and energy efficiency decreases. This degradation can be reduced
by using micro-channel-based fluidic cooling. Micro-channel structure imposes new
constraints on 3D FPGA design and we will study the impact of micro-channel
density on the electrical properties of 3D FPGAs in Section 4.4.3.
4.4.3 Design Space Exploration of 3D FPGAs with Micro-Channel
Based MF Cooling
In this section, we will use our proposed DSE framework to study the impact
of the density of micro-channels on the performance, power and energy efficiency of
the 3D IC.
4.4.3.1 Before Fixing the Thermal Problem.
The result of applying the micro-channel based MF cooling is shown in Fig-
ure 4.9(a)-(c). As illustrate by the figure, the operating frequency increases with
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2 Layers 3 Layers 4 Layers
Freq. 15.0% 20.2% 4.8%
E.E. 15.1% 23.8% 6.0%
Table 4.2: Comparison to Best Cooling Design
2 Layers 3 Layers 4 Layers
Freq. 24.3% 47.3% 80.3%
E.E. 35.5% 74.0% 124.0%
Table 4.3: Comparison to Best Bandwidth Design
the number of layers while it changes non-monotonically with the micro-channel
density (which influence the vertical bandwidth). Authors of [64] also discovered
this non-monotonic relationship which can be explained as follows:
(1) Although increasing vertical bandwidth will improve the latency in 3D nets,
it can also cause congestion in 2D routing channels around the 3D-SB which
may lead to the increase in delay of other nets.
(2) Since the distribution of routing resources changes by tuning the micro-channel
density, the router may find completely new paths to connect CLBs. Since
each routing channel has tracks of different lengths, these paths may have very
significant variations in the RC parameters which are essential in calculating
delay.
Since both power density and energy efficiency depend on the operating frequency,
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Figure 4.9: Maximum peak temperature (MaxT) and normalized (a) operating fre-
quency, (b) power per CLB (PCLB), (c) energy efficiency for different number of
layers and micro-channel density before fixing the thermal problem
Despite the non-monotonic behavior, there is an increasing tendency for the
power per CLB when reducing the micro-channel density. This is because fewer
micro-channels leads to higher temperature due to the poor cooling capability, thus
causing the leakage power to increase. This phenomenon is illustrated by Fig-
ure 4.9(b). According to this figure, when the micro-channel density is fixed, in-
creasing the number of stacked layers will increase the power per CLB. This can be
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explained as follows: reducing micro-channel density leads to lower mass flow rate
of coolant which will reduce the cooling capacity of micro-channel heat sink and
increase the on-chip temperature; increased on-chip temperature will in turn cause
the rise of leakage power, thus increasing the power dissipation for each CLB. On
the other hand, for a fixed micro-channel density, when another functional layer is
added, the power dissipation per CLB will increase. This behavior is determined
by three factors: (1) operating frequency may increase with the number of layers
which leads to the increase of dynamic power per CLB; (2) increasing the number
of stacked layers enables us to realize a certain benchmark using smaller number of
CLBs; (3) increasing the number of layers causes the rise of on-chip temperature
thereby increasing the leakage power per CLB due to the positive feedback between
temperature and leakage power.
Energy efficiency is inversely proportional to the power while proportional
to the frequency. Therefore, the energy efficiency enjoys a decreasing trend as the
micro-channel pitch increases. As illustrated in Figure 4.9(c), this tendency becomes
more obvious when the number of layers increases. By increasing the number of
layers for a fixed micro-channel density, however, energy efficiency will increase
since operating frequency is dominated.
4.4.3.2 After Fixing the Thermal Problem.
The peak temperature of the 3D FPGA is also illustrated in Figure 4.9. Ac-
cording to the figure, thermal violations can still occur even when micro-channel
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based MF cooling is applied, especially when the number micro-channel density is
low. In order to fix the thermal problem, we scale down the operating frequency
and the resulting frequency, power per CLB and energy efficiency are illustrated in
Figure 4.10(a)-(c), respectively.
According to the figure, there is an obvious turning point for the frequency,
power and energy efficiency as the micro-channel density decreases. And the drop
of the electrical properties becomes sharper and occurs earlier when more layers are
stacked in the 3D FPGA. This is because increasing the number of layers inten-
sifies the thermal problem of 3D FPGAs and frequency should be scaled down to
a much lower level in order to fix the thermal problem. The degradation of fre-
quency meanwhile causes the reduction in power dissipation per CLB and energy
frequency. According to the results shown in Figure 4.9 and 4.10, we can get the
following guidelines for designing 3D FPGAs with micro-channel based MF cooling:
1. The performance of 3D FPGAs with higher vertical bandwidth will be “locked”
due to the thermal restriction.
2. There is an “unlocked window” close to the lower-vertical-bandwidth end
where we can find the optimal design of a 3D FPGA.
3. The size of unlocked window shrinks as the number of stacked layers increases.
4. 3D FPGAs with different number of stacked layers have different optimal
physical architecture.
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Figure 4.10: Maximum peak temperature (MaxT) and normalized (a) operating
frequency, (b) power per CLB (PCLB), (c) energy efficiency for different number of
layers and micro-channel density after fixing the thermal problem
largest micro-channel density (Best Cooling) or the smallest micro-channel density
(Best Bandwidth). However, either design is optimal in performance or energy
efficiency. With our proposed DSE framework, we can identify the optimal physical
architecture of 3D FPGAs with different number of stacked layers. The improvement
of our technique compared to the Best Cooling and Best Bandwidth are shown in
Table 4.2 and 4.3 respectively.
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Benchmarks bigkey des dsip
No. of CLBs 81K 60K 60K
CLB Usage 60% 76% 65%
Table 4.4: Benchmark information
Benchmarks
bigkey des dsip
maxT ∆T Freq maxT ∆T Freq maxT ∆T Freq
ECO1 -0.06% -16.30% -3.40% -0.03% -18.50% -0.70% -0.03% -6.70% 1.90%
ECO2 -0.21% -30.20% -5.40% -0.15% -32.30% -6.90% -0.03% -23.60% 1.30%
ECO3 0% -26.70% -4.00% 0.15% -30.80% -4.10% -0.48% -38.20% -7.60%
Table 4.5: Improvement for ECO1-ECO3 compared to the baseline case (B-MC)
4.4.4 Results of the ECO-Based P&R Framework
In this section, we will test the cooling-aware placement proposed in Sec-
tion 4.3. We fix the number of stacked layers of the 3D FPGA to 3. Other settings
are the same as introduced in Section 4.4.3.
We perform ECO placement with three different values of βy: (1) βy = 10
(ECO1), (2) βy = 5 (ECO2) and (3) βy = 4 (ECO3). Meanwhile, we fix the value
of βx × βy in order to keep the candidate CLBs in each bin almost constant. Note
that when βy decreases, nodes are more free to move in the y direction, but more
constrained in the x direction. The “baseline” of the experiment is the original
P&R result of E-TPR and we evaluate the temperature of the baseline using micro-
channel based MF cooling (B-MC). Peak temperature is significantly reduced when
MF cooling is applied. However, without thermal-aware placement, the MF cooling
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cannot guarantee a thermally feasible design. On the other hand, our algorithm can
always generate a thermally feasible design by choosing the appropriate βy.
Even though one can achieve peak temperature reduction by scaling down the
operating frequency, this method still ends up with significantly larger temperature
non-uniformity compared to our algorithm. In order to demonstrate this, we scaled
down the operating frequency of B-MC and ECO1-3 such that the peak temperature
of each case is within Tlimit. The increase in peak temperature (maxT), in-layer
temperature difference (∆T ) and operating frequency (Freq) of each ECO compared
to B-MC is shown in Table 4.5. As illustrated in the table, the peak temperature is
almost the same for different techniques. However, our algorithm can achieve up to
38% improvement in temperature uniformity by choosing the appropriate βy. The
algorithm causes the reduction of operating frequency. However, compared to the
improvement in temperature uniformity, the cost in frequency is insignificant. In
some cases (e.g. ECO1 for dsip), our ECO placement even improves the routing
and leads to a higher operating frequency.
4.5 Conclusion
In 3D FPGAs with MF cooling, the thermo-electrical trade-offs are more com-
plex than those in 3D ASICs. In order to handle these trade-offs and determine
the proper designs for 3D FPGAs as well as the MF cooling heat sinks, we pro-
pose a design space exploration framework. Compared with naive design methods
(e.g. designs to include the maximum number of micro-channels etc. ), our DSE
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framework can find more optimal designs with significant improvement in perfor-
mance and energy efficiency. Moreover, according to the experimental results, we
can also provide guidelines for designing 3D FPGAs with micro-channel based MF
cooling. We also extend the proposed DSE framework to place and route 3D FPGAs
with micro-channel based MF cooling such that the in-layer temperature gradient
is reduced.
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Chapter 5: Run-time Management for 3D CPUs
The 3D integration brings challenges to the run-time management for 3D
CPUs. One of the major reasons is that the power noise and temperature can
be coupled across layers. This means the activity of one layer in the 3D CPU may
affect the performance and reliability of other layers through voltage and temper-
ature coupling. In this Chapter, we will use the stacked memory-on-logic to study
the inter-layer coupling effect and how this affects the performance and reliability of
the 3D CPU. Following this, we propose to manage the operation of the processor
during the run-time to maximize the CPU performance subject to the reliability
constraint.
5.1 Background of Stacked DRAM on Multi-core Processors
Traditionally, DRAM memories and processors are implemented on separate
chips and connected through an off-chip bus. This off-chip DRAM-processor bus
limits the memory access speed in two ways: (1) The bus operating rate is quite low
due to the long length of the bus (around 55mm [4]) which causes large resistance
and capacitance. (2) The bus bandwidth is limited by the number of pins on the
chip. Since the common off-chip bus bandwidth (usually 64 bits [4]) is smaller
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Figure 5.1: Illustration of the stacked memory-on-logic structure
than most contemporary cache line size, CPUs need to use multiple clock cycles to
transfer only one cache line. Therefore, the off-chip buses become a bottleneck to
the performance of CPUs. To make things worse, since DRAM cannot scale at the
same rate as processors, the gap between processor clock rate and memory latency
increases over time. One possible solution to this problem is to build deep on-chip
cache hierarchies. However this method will occupy large amount of chip area and
consumes more power.
On the other hand, stacking of DRAM on top of Multi-core Processors (MCPs)
and bounding them with TSVs (as illustrated in Figure 5.1) enjoys a number of
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benefits: (1) the stacked memory has much higher DRAM-processor bus speed
(around 2 GHz [72]) since TSVs are much shorter and less resistive than off-chip
buses; (2) the “surface bounding” structure enables high density vertical connection
which eliminates the limitation of I/O pins, thus increasing the memory bandwidth
significantly; (3) different DRAM ranks is enabled to connect the processor through
separate DRAM buses, thus allowing parallel access to different parts of DRAM as
shown in the work of Meng et al. [12]; (4) faster main memory access helps reduce
the size of cache hierarchies which leads to the reduction of footprint area and on-
chip power consumption. According to [72], the stacked DRAM on MCP system
can achieve over 90% improvement in performance compared to the 2D design.
In 2011, a new 3D stacked memory, Hybrid Memory Cube (HMC), was an-
nounced and was promised to be 15x faster than DDR3 [73]. This 3D memory uses
TSVs to connect 4 to 8 dies of memory cell arrays which are stacked on top of each
other. A certain number (usually 8 or 16) duplex differential serial links are used
to connect the HMC with processors and other HMCs (in this way, the HMCs can
be chained together to form larger storage capacity). Although the detailed archi-
tecture of HMCs is still confidential, there are several researches on the simulator
which simulates the function of this new 3D memory [74,75]. Currently, HMCs have
been used in SoCs with 2.5D technology, where HMCs are connected with proces-
sors through wires in the interposer. So far, the real stacked HMC on processor is
not available in the market. One of the main obstacles is power noise and thermal
coupling from the processor due to its high activity rate.
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Figure 5.2: Illustration of (left panel) the 3D memory-on-logic Architecture and
(right panel) the floorplan of the multi-core processor
5.2 3D Stacked Memory-on-Logic Architecture
In order to investigate the property and challenges of the stacked memory on
logic structure, we will define a specific structure of the 3D CPU. The simulations
in this chapter are all performed on this structure.
The stacked-memory-on-logic structure used in this chapter is illustrated in
Figure 5.2. In this structure, four DRAM layers are connected vertically using TSVs
and one multi-core processor layer is placed below the stacked memory layers. There
are 16 cores on the processor layer. Figure 5.2(b) illustrates the floorplan of the
multi-core processor. Each core in the processor consists of a load store unit (LSU),
an execution unit (EX), an instruction fetch unit (IFU), a rename unit (RAT) and
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a memory management unit (MMU). The core is fabricated with 45nm technology
node. A 8MB shared L2 cache is uniformly partitioned and placed adjacent to each
core. 8 memory controllers (MCs) are implemented between the rows of cores with
each MC connecting to two cores. The total area for the processor layer is 3.53cm2.
Each layer of the stacked DRAM contains 1GB memory, and the area of each layer
of DRAM is similar to the processor area [4]. The DRAM is connected to each MC
through a 64B bus implemented with TSVs and each memory controller controls
data usage in a certain range of address in the stacked memory. We list other
important architectural parameters in Table 5.1. In this structure, we assume the
power is supplied from the bottom to the processor layer and then is distributed to
DRAM layers through P/G TSVs. The air-cooling heat sink is placed at the top
of the chip which is close to the DRAM layers. Note that, here we choose the air
cooling heat sink simply to illustrate the run-time management technique proposed
in this chapter. If micro-fluidic cooling is used as introduced in Chapter 3, the
proposed management technique will still work.
5.3 Inter-layer Coupling Effect
Figure 5.1 illustrates a 3D stacked memory on processor structure where the
air-cooling heat sink is located at the top of the chip (which is close to the stacked
DRAM) while the power is supplied from the off-chip circuit first to the processor
layer and is then distributed to the DRAM layers through P/G TSVs. In this
stacked structure, since the power dissipation in the processor layer is dominant, it
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Name Value
Branch Predictor 4K Entry 2-Level
Issue Out of Order
Reorder Buffer 64 Entries
Fetch/Decoder/Issue Width 4
Functional Units 4 IALU, 1 IMULT, 2 FPALU, 1 FPMULT
BTB Size 1024 Entries
Private L1 I/D Cache 256 Sets per Core, 2-Way, 64B Block @ 2 cycle
Shared L2 Cache 512 Sets per Core, 2-Way, 64B Block @ 7 cycles
NOC Link Latency 3 cycles
Table 5.1: Architectural parameters of the multi-core processor
will significantly affect the temperature and supply voltage of the adjacent memory
layers.
We have performed a simulation on the 3D structure as introduced in Sec-
tion 5.2 by running BLACKSHOLE benchmark from the PARSEC benchmark
suit [102]. All the 16 cores are used and the operating frequency is 3GHz. We
assume the stacked DRAM totally dissipates 3W power which is distributed uni-
formly across the four layers. On the other hand, the power of the processor layer is
computed using McPAT [76]. The air-cooling heat sink has an average heat flux of
23W/m2K. The settings of the 3D PDN are the same as in Table 3.5. The temper-
ature map and voltage drop map of the top/bottom DRAM layer and the processor
layer are shown in Figure 5.3. According to the figure, we can see that even though








Figure 5.3: The profile of (a) temperature and (b) voltage drop of different layers
in the 3D CPU as introduced in Section 5.2
voltage variation in the layer, especially the layer closest to the processor (i.e. the
bottom DRAM layer). This phenomenon demonstrates that the impacts of the ac-
tivity of the processor layer will be coupled into the nearby DRAM layers and this
will influence the performance of the DRAM (thus affecting the performance of the
3D CPU) and the reliability of the CPU. We will introduce these impacts in detail
in the following subsections.
5.3.1 Impacts on Performance
The DRAM latency is affected by the supply voltage. In the stacked DRAM
on processor structure, the memory is modeled with five different components: (1)
MC queue latency, indicating the amount of time for a memory request waiting in
107
Supply Voltage (V)





















Normalized DRAM Access Latency vs. Supply Voltage
Real Data
Regression Value
Figure 5.4: Normalized DRAM access latency vs. supply voltage
the memory controller queue; (2) MC decode latency, representing the time required
to decode the memory addresses; (3) MC-DRAM latency: indicating the time taken
to transfer a memory request through the MC-DRAM bus; (4) DRAM access la-
tency, which is the time spent to access the DRAM cores; (5) data transfer latency,
indicating the time to transfer the data from DRAM to the memory controller. [4]
have studied the modeling techniques of DRAM memory.
The DRAM access latency in a 3D DRAM is estimated to be 32ns according to
[4]. However, this value is acquired by assuming a perfect supply voltage in DRAM.
In fact, the drop of supply voltage will increase the DRAM access latency [77]. In
order to model this effect, we implement a DRAM cell in Cadence Spectre. The
simulation is carried out at 90nm technology node, although we strongly feel that
this trend would be similar at more state-of-the-art technology nodes. The standard
supply voltage of DRAM is 1V with the minimum allowed supply voltage equal to
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0.95V. We sweep the supply voltage from 1V to 0.95V and simulate the latency of
reading one bit from the DRAM cell. Since reading signal “0” or “1” has distinct
latency, we average the latency values of these two processes to represent the DRAM
access latency. Simulation results illustrate the normalized DRAM access latency
vs. supply voltage perfectly fits a linear model (Figure 5.4). Assuming the access
latency is 32ns when the supply voltage is 1V, the access latency is then modeled as
Tacc = −99.2× VDD + 131.2(ns) (5.1)
Here, VDD is the supply voltage ranging from 1V to 0.95V. Since lower DRAM
access rate will increase the waiting time of a memory request in the MC queue, the






where Tacc,0 = 32ns, which is the nominal DRAM access latency when VDD = 1V .
In practice, the high activity of the processor causes the supply voltage drop
in the above memory layers. If the voltage drop is larger than the threshold, the
memory cannot function correctly. Even if there is a little drop, the memory latency
will be increased thus reducing the performance of the 3D CPU.
5.3.2 Impacts on Reliability
The coupling effect will also influence the reliability of memory. In general,
there are two types of reliability issues: one is related to the soft error and the other
is hard error (or called lifetime error). The soft error occurs because some bits stored
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in the DRAM cell flips so that the storage information becomes incorrect. Usually,
soft errors can be mitigated using ECC techniques [78,79]. However, if the soft error
occurs so frequently, the ECC process will degrade the performance or even fail to
handle the problem. The reasons of soft error are various, including radiation [80]
and power noise on the word line [81] etc. . In the 3D stacked DRAM on processor
structure, the activity of the processor layer will cause the voltage nose on the word
line in the DRAM which may cause the leakage of the DRAM cell. This effect leads
to transient error in the memory which may require frequent refresh to mitigate,
thus affecting the performance. Lu et al. has studied this effect and proposed a
run-time management method to handle this problem [81]. In this chapter, we will
focus on the hard error induced by the power/thermal coupling effect in the stacked
DRAM on processor structure.
One of the most important hard failure mechanisms in the 3D stacked DRAM
on processor structure is electromigration (EM) which usually happens in the metal
interconnect. EM causes the metal atomic diffusion thus generating voids in the
interconnect. A lot of work has shown that EM-induced voids appear frequently
at the interface between wires and TSVs due to the drastic dimension mismatch
between the two structures [39, 40, 82]. The EM effect is more severe in power
delivery networks and P/G TSVs since the current in these structures is large and
has uni-direction. EM effects cause the impedance of 3D PDNs to increase thus
degrading the power delivery efficiency.
EM is affected by several factors including the current density, temperature,
material properties etc. . In the 3D stacked DRAM on processor architecture,
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the power of the processor can influence the current and temperature due to the
coupling effect, thus affecting the reliability of the 3D PDN. Several researches have
investigated the EM-based TSV reliability issue and a number of related reliability
models have been proposed [13,39–41]. In these models, the percentage of resistance
increase [83] or the fixed amount of resistance increase [84] are two most common
criteria for the failure of TSVs. Based on this, experiment has discovered that the








where EA is the activation energy for the EM process, j is the current density, kB
is the Boltzmann constant and T is the temperature. Usually, 1
MTTF
is referred to
as failure rate (λ) [86]. Several previous work estimated the Black’s parameters for
EM process of TSVs by analyzing of the experimental data. For example, Frank
et al. [39] provided EA = 0.9 ± 0.1eV and n = 2 ± 0.2 for the TSVs of thin metal
process. In this work, we use the EA = 0.82eV and n = 2 for simulation.
The reliability of a single TSV is defined as the probability that the TSV does
not fail until a certain time. According to the previous work, reliability can be
modeled as the cumulative distribution function (CDF) of a Weibull distribution,
which is expressed as F (t) = 1 − exp(−( t
η
)β), where F (t) refers to the probability
that a TSV fails at time t, η is the lifetime parameter proportional to MTTF and
β is the shape parameter of the Weibull distribution. Without loss of generality, let
η =MTTF= 1
λ
. Then the reliability of a TSV at time t under a certain physical
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condition (θ) is expressed as:
R(t, θ) = 1− F (t, θ) = exp(−(λt)β) (5.4)
The failure of a single P/G TSV (λ) will not affect the correct function of the
system yet it will degrade the performance. When a large number of P/G TSVs
fail, it will cause the failure of the whole system due to the large voltage drop in
the DRAM layers. Moreover, it is the P/G TSVs on the bottom layer that are most
vulnerable to the EM because they have the highest current density and temperature
compared to TSVs on other layers. If the P/G TSVs at the bottom layer fail, the
power delivery system will fail no matter the health condition of P/G TSVs on the
upper layers. Therefore, we use the average failure rate of all the P/G TSVs at
the bottom layer of the 3D CPU to evaluate the impact of EM-induced P/G TSV
failure on the reliability of the whole system.
5.4 Impacts of Processor Activity on Performance, Power and Reli-
ability
From the previous section, we know that in the stacked memory-on-logic struc-
ture, the activity of multi-core processors will influence the voltage noise and per-
formance of the stacked memory as well as the reliability of the system. In this
section, we will briefly investigate how the configuration of multi-core processors
affects the performance and power of the processor as well as the reliability of the
system. The configuration of the multi-core processor is determined by two dimen-




Figure 5.5: The change of normalized performance with frequency when the number
of active cores is (a) 16, (b) 8, (c) 4 and (d) 2
structure introduced in Section 5.2 to run 15 benchmarks from SPLASH-II [103]
and PARSEC [102] benchmark suits. Since some benchmarks can only run with
the number of cores that is the power of two, we only consider using {2, 4, 8, 16}
active cores in this section. If a core is not active, it is considered as clock gated. In
addition, we assume all the active cores have the same power state (i.e. the same
operating frequency), and there are five different frequency levels: {1, 1.5, 2, 2.5,




Figure 5.6: The change of normalized total power with frequency when the number
of active cores is (a) 16, (b) 8, (c) 4 and (d) 2
operating frequency and number of cores on the performance, power and reliability,
respectively. The reliability here is influenced by the EM-induced P/G TSV failure,
which is calculated as introduced in Section 5.3.2.
5.4.1 Influence of the Operating Frequency
Figure 5.5 (and Figure 5.6) illustrates the change of the normalized perfor-
mance (total power) with the operating frequency for different number of cores.
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Figure 5.7: Normalized failure rate vs. the number of active cores for different






























































2 active cores 4 active cores 8 active cores 16 active cores
Figure 5.8: Normalized performance vs. the number of active cores for different
benchmarks (clock frequency = 3GHz)
specific processor configuration. As illustrated by the figure, Even though there is
some deviation, the performance and total power change linearly with the operating
frequency (with high R-square values) when the number of active cores is fixed. This
means when the number of active cores is fixed, reducing the frequency leads to the
reduction in performance and power. Figure 5.7 and 5.8 illustrate the failure rate
and performance, respectively, when executing different benchmarks with various
frequency and 16 cores. According to this figure, reducing frequency leads to the
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(a) (b)
Figure 5.9: The change of normalized (a) performance and (b) and total power for
different number of active cores (when operating frequency is 3GHz)
reduction in both performance and failure rate. We can learn from this trade-off
that we need to select the operating frequency properly in order to balance the
performance and reliability.
5.4.2 Influence of the Number of Active Cores
Figure 5.9 illustrates the change of performance and total power for different
number of active cores at 3GHz for 4 benchmarks. Each point in the figure rep-
resents the average value among all configurations with the corresponding number
of active cores and frequency. From the figure, we can find that even though the
power still changes linearly with the number of cores, the performance changes non-
linearly with the number of cores. The impacts of tuning the number of active cores
on performance and failure rate can also be illustrated by Figure 5.10 and 5.11,






























































1GHz 1.5GHz 2GHz 2.5GHz 3GHz
Figure 5.10: Normalized failure rate vs. clock frequency for different benchmarks































































1GHz 1.5GHz 2GHz 2.5GHz 3GHz
Figure 5.11: Normalized performance vs. clock frequency for different benchmarks
(number of active cores = 16)
cores at 3GHz operating frequency. This figure illustrates that while reducing the
number of active cores will reduce the failure rate, this action may not always lead
to the decrease in performance. This phenomenon indicates that if we reduce the
number of active cores, we can get better reliability while still maintaining high
performance.
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5.5 Q-learning Based Dynamic Reliability Management
In Section 2.6, we have introduced different types of dynamic management
techniques. In this thesis, we will develop a learning-based dynamic management
technique. In Section 5.5.1, we will introduce the on-line data collection methods
used in learning-based management. In Section 5.5.2, we will describe a tabular-
based learning based management technique – Q-learning technique and our pro-
posed technique will be introduced in Section 5.5.3 and 5.5.4.
5.5.1 On-line Data Collection
During the run-time of programs, the learning agent keeps collecting data
from the system and environment. In this section, we will introduce how data are
collected (or estimated) during the run-time.
Performance detection and power estimation. The performance of the
multi-core processor can be detected using performance counters integrated in each
core of the processor. The power consumption profile of the multi-core processor
can then be estimated with these performance counters [87].
Temperature estimation/detection. With the knowledge of the power







where T is the temperature; R and C, respectively, are the matrices representing
the chip’s thermal resistance and capacitance which can be acquired through the
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off-line experiment; P is the power consumption. Alternatively, the temperature
profile can be detected with integrated thermal sensors [90].
Failure rate estimation/detection. Basically, the failure rate of the multi-
core processor is estimated with associated reliability models [40,91,92]. Sometimes,
the DRM system needs to collect the information of the real degradation (i.e. the
cumulative failure effect) to provide better management. This can be achieved
with different types of aging sensors hard-wired in the system [93, 94]. Note that,
any hard-wired sensors (e.g. for temperature or degradation detection) will occupy
architecture resources (e.g. cache), thus increasing the cost of the chip and perhaps
introduce more noise to the processor. Optimization of the design and placement of
these sensors is beyond the scope of this thesis. However, users can decide the usage
of hard-wired sensors according to their budget and other practical requirements.
5.5.2 Basics of the Q-learning Based Management Technique
Learning based methods will observe the behavior of the processor during
the run-time and learn the optimal policy through trial and error interactions with
the processor. Usually, this type of learning schematic is called Reinforcement
Learning (RL). Figure 5.12(a) illustrates how reinforcement learning methods are
used for processor systems. Programs are executed on the processor. The learning
agent selects the working modes for the processor at a fixed interval (called decision
epoch). In the context of multi-core processor, a working mode is determined by the






















Figure 5.12: (a) The schematic of reinforcement learning based dynamic manage-
ment method and (b) the structure of Q-table
etc. ) of each core. By selecting working modes, the learning agent actually performs
clock gating or DVFS for each active core. At each decision epoch, the learning agent
also observes the information from the processor (e.g. the performance counters,
temperature from thermal sensors etc. ) which is evaluated for future management.
Among all learning-based dynamic management methods, Q-learning is one of
the most widely used techniques. Q-learning method is originally designed to find
the policy for Markov Decision Processes (MDPs) and has been proved to be able to
achieve the optimal policy. In fact, the processor system for dynamic management is
usually non-Markovian due to the long-range similarity of the system [95]. However,
owing to its simplicity and robustness to endure noise, Q-learning based methods are
still very popular in dynamic management. But the reinforcement learning methods
in a non-Markovian environment is still an open problem [95]. Therefore, different
types of Q-learning methods have been proposed.
In general, the Q-learning method maintains a look-up-table (called Q-table)
in which the row represents the state (s, which is defined differently in different
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work) and the column represents the action (a) taken on certain states. A Q-table
is illustrated by Figure 5.12(b). Taking an action on a state will result in a certain
quality value (called Q-value) which is calculated according to the specific problem;
and the Q-table (with size |S| × |A|, where S and A represent the set of states
and actions, respectively) is used to store the Q-values. Generally speaking, there
are two types of Q-learning methods used for dynamic management, which will be
introduced as follows.
5.5.2.1 Type A: Transition-driven methods
In this type of Q-learning methods, the state is defined as the working mode
of the processor (i.e. the number of active cores and the power state of each core)
while the action is defined as the transition from one state to another state. Q-values
are used to evaluate such transitions. For example, Kim et al. [2] used this type
of techniques to optimize the energy efficiency of multi-core processors subject to
reliability, thermal and performance constraints. The transition of working modes
is evaluated according to the change of performance, temperature and reliability
etc. which are adopted during the run-time. This method defines a penalty term
(PT) that penalizes the transition when the reliability or the temperature violation
is too high to the performance is too low. In this case, PT is positive. The detailed
definition of PT can be found in [2]. Then the PT of the corresponding transition
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is calculated using the following equation:




Here, Qt, s(t) and a(t) represent the Q-table, working mode and transition at time
t, respectively. PT (t + 1) represents the penalty at time t + 1. As illustrated by
Equation 5.6, the new Q-value is updated by taking the linear combination between
the current Q-value and the penalty (PT). Note that, the term mina(∀Qt(s(t +
1), a)) evaluates the possible future reward (represented by the Q-value) if a certain
transition is taken, and γQ is the parameter weighing the importance of such future
influence on the current decision.
In this work, the initial state (i.e. the working mode) of the processor is
selected randomly while the following working modes are chosen with the largest
Q-value. The performance, temperature, reliability etc. are evaluated at the end
of each decision epoch. According to [2], this method works perfectly when the
program diversity is low. However, it mainly has two problems:
 When the diversity in a program is large this method may fail to provide ef-
ficient management. For example we have programs that iteratively perform
CPU-bound and memory-bound tasks. Obviously, the processor configuration
should be different for these two tasks. However, when applying this type of
Q-learning method, the system will finally converge to a configuration that
balance the performance of both tasks. In other words, the learned policy is
suboptimal. This can be regarded as an example that the reinforcement learn-
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ing method fails to learn the optimal policy in non-Markovian environment.
 The size of Q-table increases quadratically with the number of different proces-
sor configurations (i.e. working modes), which might occupy extremely large
memory resources. To make things worse, following the schematic of this type
learning method, the only way to reduce the table size is to decrease the num-
ber of working modes used for management. However, this will degrade the
management capability.
5.5.2.2 Type B: Behavior-driven methods
Different from the previous type of Q-learning method, this type of methods
defines the Q-table state (s) as the behavior of the processor. The action is also
defined as the working mode. The behavior include all data that can be detected
through sensors and embedded performance counters. Temperature, power, number
of committed cycles within a certain period of time etc. are all behaviors which
can be used to define the Q-table state [1]. Typically, a processor behavior (e.g.
temperature) is continuous. Therefore, we need to quantize it (i.e. divide it into
intervals) before using it to define the Q-table state. Examples of such type of Q-
learning methods can be found in [1, 7]. In [1], Das et al. defined the Q-table state
as the composition of the average thermal stress and the thermal cycling induced
degradation. In [7], processor utilization was used as the Q-table state.
The Q-value update procedure of this type of methods is similar to the previous
type. With the calculated penalty, the Q-value is updated using Equation 5.6 in
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some work. However, according to Das et al. [1], if we can properly predict the next
Q-table state, we can directly set λQ in Equation 5.6 to zero. In this way, the Q-value
is updated without considering the future influence. Compared to the previous type
of methods (Type A), the Q-table size of this type is determined by both the number
of working modes and the number of quantized processor behaviors. Therefore, the
Q-table size can be controlled by choosing different granularity for quantizing the
behaviors [1]. However, similar to the previous type, if the quantization of behaviors
is too coarse, although we can save the memory space, the management efficiency will
be degraded. Another problem of this type of methods is that the processor behavior
will be affected by the configuration of processors. For example, the same behavior
can result from the execution of two completely different pieces of code with different
working mode. However, this type of methods will regard them as the same Q-table
state and select the new working mode corresponding to this Q-table state. But,
since the underline codes are different, the new working mode may lead the system
to two different behaviors (and perhaps different Q-table states). Obviously, this
may cause the learning agent to oscillate between policies thus causing suboptimal
management.
5.5.3 Another Type: Phase-driven method
In this work, we propose another type of Q-learning based dynamic manage-
ment method: Phase-driven method. This type of methods is motivated by the
fact that the execution of tasks on processors is constituted of phases. A phase is
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defined as a set of intervals within the program that have similar behaviors while
the behavior between phases can be very different. The phase behavior (e.g. the
number of instructions per cycle, the power etc. ) is a function of the way the code
is being executed. Running a piece of code with different configurations of proces-
sors may lead to different behaviors, therefore using phase behavior to represent the
phase will cause inefficient management (as introduced in the previous section). On
the other hand, if we can track the change of proportions of code and use this to
define the Q-table state, the management may become more efficient. Fortunately,
such on-line phase detection method has been widely studied [5, 96]. In this way,
we can utilize the existing phase detection technique in the Q-learning management
method thus leading to our proposed technique. In the following part of this section,
we will first introduce one popular phase detection technique proposed by Sherwood
et al. [5] and then describe our Phase-driven Q-learning based method.
5.5.3.1 Phase Detection Technique
We use the method proposed by Sherwood et al. [5] to detect the phase in a
program. This method is chosen because it is one of the most popular techniques
that detect and track phases of programs according to the execution of the propor-
tion of codes rather than the behavior of programs as most phase detection methods
do [7, 95]. In this section, I will give a brief introduction to this technique.
This technique detects the program phase by tracking the basic block informa-



















Figure 5.13: Illustration of the phase detection technique [5]
by the program counter (PC) of each committed branch and the number of in-
structions (I) between the current and the previous branches. As illustrated in
Figure 5.13, the PC goes through a hash function and the result is used to index an
accumulator table with a certain number of buckets (e.g. 32 buckets). Each bucket
contains one counter which is incremented by the number of instructions since the
last branch. The accumulating procedure is performed at the CPU speed. After a
certain number of instructions (e.g. 10 million), the accumulated branch block in-
formation is used to form a footprint which is then used to classify phases. There are
some techniques compressing the size of footprint that are introduced in [5]. After
the footprint is formed, it is then used to compare with a set of historical footprints
which are stored in a past-history-table. If the new footprint matches one entry of
the table (i.e. the hamming distance between them is within a threshold) , this
code interval will be classified into the phase represented by that entry. Otherwise,
a new phase is discovered and a new entry in the past-history-table is created to
store this new footprint.
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5.5.3.2 Q-learning Procedure
In this section, we will introduce the Phase-driven Q-learning based dynamic
reliability management (DRM) procedure using the phase detection technique in-
troduced in the previous section.
The proposed DRM technique is designed to maximize the processor perfor-
mance subject to the reliability constraints due to a wide range of failure mechanisms
(e.g. TDDB, EM, TC etc. ). Different from the two methods introduced in Sec-
tion 5.5.2, in our technique, each “state” represents a phase (τ) detected by the
system (e.g. using [5]) and each “action” represents a working mode (i.e. the com-
bination of the number of active cores, frequency of each core etc. ). Therefore,
the Q-value of a certain entry of the Q-table (Q(τ, w)) indicates the reward gained
by executing the phase τ with the working mode w. A Q-table in our technique is
illustrated in Figure 5.14(a). In the following part, we will elaborate the calculation
of the reward and Q-value.
In this technique, both the detection of phases and the management of the
processor are performed at the granularity of the decision epoch. At the beginning
of the DRM ( 1O in Figure 5.14), we start to process the first decision epoch. At
this time, since the learning agent does not know the phase for this decision epoch,
it randomly assigns a working mode (e.g. w1). During the execution of the first
decision epoch, the ID of the piece of code (i.e. the footprint) within this epoch
is calculated; the average performance and failure rate within this period is also
evaluated. Performance can be evaluated using the performance counters while the
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Figure 5.14: (a) Illustration of a Q-table in our technique; (b)(c) two possible cases
of management flow (i.e. the actual phase for the second decision epoch is different)
failure rate is calculated using reliability models (e.g. [2]) according to specific DRM
problems. At the end of the first decision epoch ( 2O in Figure 5.14), the phase for
this epoch can be detected (e.g. τ1) and the corresponding Q-value (i.e. Q(τ1, w1))
is thus updated using the performance and failure rate evaluated during this epoch.
The reliability modeling and the update of the Q-value will be introduced as follows,
respectively. At the end of the first decision epoch, the phase for the next decision
epoch is assumed to be the same as the currently detected phase (i.e. τ1) and the
working mode is selected accordingly. When the decision epoch is shorter than
a phase, this phase prediction method is efficient. However, our method can be
replaced by any other predictors which may yield more accurate prediction [97]. At
the end of the second decision epoch, the ID of the piece of code during this epoch is
acquired thus we can determine the phase for this epoch. If it is a phase that was met
before (e.g. τ1), the learning agent locates the row for the phase in the Q-table and
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the corresponding Q-value is updated. This is the case illustrated in Figure 5.14(b).
Otherwise, a new row in the Q-table is created and the corresponding Q-value is
updated (as illustrated in Figure 5.14(c)). Note that, when the prediction of the
phase is incorrect, there is a management overhead. However, when the length of a
decision epoch is smaller than the phase, this overhead is insignificant compared to
the performance improvement of our technique.
Reliability Modeling
Our method can support a wide range of failure mechanisms, such as EM, TDDB
etc. The failure rate of a certain mechanism can be evaluated using the reliability






where Nr is the number of different failure mechanisms and λr is the failure rate of
the rth failure mechanism.
As introduced in [99], a processor usually requires a minimum lifetime (denoted
as M∗). In order to meet this constraint, our proposed technique enforce the failure
rate at any arbitrary time to be no larger than the failure rate constraint: λ∗ ∝ 1
M∗
.
More details of the reliability modeling can be found in [99].
Reward Calculation and Q-value Update
At the end of each decision epoch, the average performance and the failure rate for
this epoch can be evaluated. These two values are denoted as IPS(τ, w) and λ(τ, w),
respectively. Then we can use the following equation to calculate the reward for this
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phase-working-mode pair, (τ, w):
r(τ, w) =

IPS(τ, w)− θ(λ(τ, w)− λ∗), λ(τ, w) > λ∗
IPS(τ, w), λ(τ, w) ≤ λ∗
(5.8)
In this equation, the reward is simply the performance if the failure rate is no larger
than the constraint. Otherwise, the reward value is calculated as the performance
subtracted by a penalty proportional to the slack between the failure rate constraint
(λ∗) and the real estimated failure rate (λ(τ, w)). After getting the reward value,
we can update the corresponding Q-value (Q(τ, w)) using the following equation:
Qnew(τ, w) =
r(τ, w), r(τ, w) < 0
(1− η)(Qold(τ, w)) + η(r(τ, w)), r(τ, w) ≥ 0
(5.9)
In this equation, Qold(τ, w) and Qnew(τ, w) are the old and new Q-values, respec-
tively. When the reward value is positive, the old Q-value is updated with the
reward value multiplying a learning factor, η. However, if the reward value is neg-
ative, the new Q-value is automatically set negative which prevents the learning
agent to select this phase-working-mode pair with large reliability penalty.
Selecting Working Modes
In this DRM technique, the working mode for the next decision epoch is selected ac-
cording to the learning stage of the predicted phase. For each phase, there are three
learning stages: Exploration Stage, Exploration-Exploitation Stage and Exploita-
tion Stage. The learning stage is determined by the number of explored working
modes for a phase. A working mode for a phase is explored indicates that the phase
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has been executed at least once with that working mode:
 Exploration Stage: We are at this stage when only a few working modes
are explored. During this stage, the learning factor (η) stays constant as η0
and the working mode is selected randomly while more weight is placed to
selecting the unexplored ones.
 Exploitation Stage: When the number of explored working modes for a
phase is large, we will enter this stage. During this stage, the working mode
with the highest Q-value for this phase is selected (i.e. the learning parameter
η = 0).
 Exploration-Exploitation Stage: This is a transition stage between the
previous two stages. During this stage, we randomly choose between the poli-
cies for the exploration and exploitation stage to select the working mode for a
phase. The probability of using the policy for the exploitation stage increases
with the number of explored working modes for the phase. Meanwhile, η will
decrease linearly from η0 to 0 with the number of explored working modes
increases.
It should be noted that in our proposed technique, different phases may be in dif-
ferent learning stages.
5.5.4 Enhancement modules to the method
In Section 5.5.2, we have introduced the basic algorithm of our phase-driven
Q-learning based DRM technique. Another benefit of defining the Q-table state with
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phases is that we can exploit several enhancement techniques to further improve the
management efficiency. In this section, we will propose four enhancement modules
that can be integrated into the basic algorithm: (1) On-line Clustering Module, (2)
On-line Population Module, (3) Thermal-aware Relearning Module and (3) Failure-
rate Update Module. The four modules will be introduced in detail as follows.
5.5.4.1 On-line Clustering Module
According to the basic algorithm, the Q-table size is determined by the num-
ber of working modes (|W|) and the number of different phases (|T |). However,
when |T | is large, there is a risk that our Q-table occupies a large memory space.
Fortunately, experiments show that different phases may have similar distributions
of performance and failure rate with respect to the working mode. This motivates
us to cluster phases with similar such distributions to reduce the memory space.
Further more, we can fix the size of the Q-table and adopt cache policy to deal with
phase congestion. The proposed On-line Clustering Module is stated as follows:
1. Defining the Q-table Size. In the initialization stage, the Q-table is crated
with a fixed size, Nτ × |W|, instead of |T |× |W|. Here, Nτ is a constant value
indicating the number of rows of the Q-table and is determined according to
the memory budget of the system. Usually, Nτ < |T |. Meanwhile, a look up
table is built for mapping each phase to the row storing its Q-values in the
Q-table. This look-up-table can be concatenated with the past-history-table
as introduced in Section 5.5.3.1 (Figure 5.13). Note that, when |W|  1, this
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method only needs roughly Nτ|T | of the original memory space.
2. Clustering Phases. For the phases stored in the Q-table, they can be clus-
tered according to the similarity of performance and failure rate when running
with each working mode. However, we cannot wait until all the working modes
are explored to determine the similarity between phases. Therefore we propose
a prediction technique. We select a set of “sampling working modes (SWM)”
which are scattered in the working mode space and record the performance and
failure rate for each phase (that stored in the Q-table) executed with the SWM
during the Exploration Stage. After a number of decision epochs, the phases
that satisfy the following two conditions are clustered: (1) they have simi-
lar performance and failure rate when executed with the SWM and (2) they
have the same current optimal working mode. If the phases are clustered, we
average the Q-values of each working mode across these phases. In order to
further cluster this phase-cluster with other phases in the future, we generate
the performance and failure rate values of the SWM for this phase-cluster by
averaging the values of the related phases.
3. Replace Policy. If Nτ < |T |, when a new phase cannot find its space in
the Q-table. We need to replace it with a phase in the Q-table which is least
explored and update the look up table accordingly. This is similar to the least
frequently used (LFU) cache.
Besides its benefits to saving the memory space, clustering phases will have
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Figure 5.15: Illustration of different patterns of active cores (for a 16-core processor)
tered, we only learn one policy for the phase-cluster which is not guaranteed to be
optimal for all phases in this cluster. Hence the performance may be degraded.
On the other hand, on-line clustering can help reducing the Q-table size (in the
“state” dimension) thus can speed up the process of learning the optimal policy for
all phases/phase-clusters. And this will be beneficial to the performance.
5.5.4.2 On-line Population Module
Large Q-table size dose not only occupy the memory space, but also degrades
the learning efficiency since more working modes should be explored before con-
vergence. In order to increase the speed of learning the policy, we need to reduce
the Q-table size. Section 5.5.4.1 introduces a method to cluster phases hence com-
pressing the Q-table in the “state” dimension. However, the number of working
modes can be very large, especially in the context of multi-core CPUs, and the
phase-clustering method cannot solve this problem. Therefore, in this section, we
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propose an On-line Population Module to address the challenge brought by the
large number of working modes.
This population method is motivated by the discoveries introduced in Sec-
tion 5.4 and is used to speed up the exploration of working modes for each state
(phase). According to the investigation and results in Section 5.4, when all the
active cores have the same operating frequency, the performance and power changes
roughly linearly with the frequency. In our proposed Q-learning technique, each
Q-value is a linear function of performance and failure rate. Actually, the failure
rate is only a penalty which will influence the Q-value only when the failure rate
constraint is violated. Therefore, we assume the Q-value is a linear function with
frequency for a fixed number of active cores even though the function between power
and failure rate is complicated and definitely nonlinear. Based on this, we propose
to build a set of linear models for each phase to predict the Q-value of working
modes before they are explored. Here is the description of the algorithm:
 Building the models. At the run-time of the DRM process, the On-line
Population algorithm analyses the Q-value for each phase. For a phase, if
there are at least two positive Q-values such that their associated working
modes have the same number of active cores (regardless of the distribution
of the active cores) but different frequencies, a linear model of the Q-value
with respect to the frequency is thus built for this phase and the specific
number of active cores. There are two points to be noted: (1) this algorithm
ignores the deviation between different active-core patterns (e.g. Figure 5.15);
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(2) negative Q-values are not used to build the model since their associated
working modes cause the reliability constraint violation.
 Predicting the Q-value. After building the model, we can predict the Q-
value of the unexplored working modes for this phase with the same number
of active cores. In this way, we increase the population speed of the Q-table.
Since we only use positive Q-values to build the model, the predicted Q-values
should also be positive. Note that, some of the predicted working modes will
actually violate the reliability constraint (hence the corresponding Q-value is
negative). In the next step, we will describe how this problem is addressed in
our algorithm.
 Update Q-values. After the Q-value of a working mode is predicted, it is
possible that this working mode is actually explored in the future such that
the real reward (Equation 5.8) is calculated. In this case, the Q-value of this
working mode will be updated. If the real reward is negative, the Q-value will
be directly set negative as introduced in Equation 5.9.
5.5.4.3 Thermal-aware Relearning Module
Our proposed learning based DRM technique contains three stages. When
the Exploitation Stage is reached, the Q-table will no longer be updated because
we assume the optimal policy has been discovered. However, in practice, the envi-
ronment may change, which necessitates restarting the learning process in order to
provide efficient management. One of the most important factors is temperature.
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Temperature is a relatively slow process compared to the management interval. The
temperature can stay roughly constant for several seconds during which hundreds or
even thousands of decision epochs may be processed and some phases may already
entered the Exploitation Stage. At this stage, if the temperature is high, some high
performance working modes will become “locked” (i.e. with negative Q-values) due
to the exceeded failure rate. Following this, the management agent will tend to
select low-performance working mode which leads to the decrease of temperature.
The decreased temperature may reduce the failure rate, thus unlocking some high-
performance working modes. However, since the phase is already in the Exploitation
Stage, we cannot select those high-performance working modes since their Q-value
is negative (Section 5.5.3.2). In this case, we will lose a chance to further improve
the performance. In order to fix this problem, we propose a Thermal-aware Re-
learning Module in this section to restart the learning procedure according to the
temperature.
In this module, we integrate a temperature prediction model to the Q-learning
based DRM technique. Thermal prediction techniques have been extensively studied
in Dynamic Thermal Management (DTM) [27,100,101]. However, to our knowledge,
there is no existing work that integrates the temperature prediction to reinforcement
learning based dynamic management techniques (either DTM or DRM). Instead, the
most common technique for the reinforcement learning based DTM is to define the
state (e.g. the state of the Q-table) as a certain range of temperature and learn the
optimal action for each state. As described in Section 5.5.2, such definition of the
state may not provide efficient management. Therefore, in this work, we maintain
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the Q-table structure for the phase-driven based DRM technique (Section 5.5.2) and
use an integrated temperature prediction model to predict the future temperature
of each core based on the historical temperature.
Temperature Prediction Model
We use an autoregressive moving average (ARMA) model to predict the future
temperature of cores using the observed temperature data in the past. ARMA
models are widely used in many fields for forecasting the behavior of a time series
from past values. ARMA models have been applied in DTM techniques to predict
future temperatures with high accuracy [27]. In this work, we slightly simplify the
ARMA-based thermal predictor such that the order of the moving average (MA)
parts of the model is zero and only the autoregressive (AR) parts are included.
Therefore, at decision epoch t0, the temperature of a core at the t0 + q epoch is
predicted as:
T (t0 + q) =
Np−1∑
i=0
φ(q,i)T (t0 − i) + εt0 . (5.10)
In this equation, T (t0 − i) is the temperature of the core observed at t0 − i epoch;
Np is the number of historical temperature data used for the prediction and φ(q,i) is
the weight of each historical temperature. εt0 is white noise which is taken as 0 in
our work.
At the beginning of the simulation, the weights are initialized uniformly and
the predicted temperature (e.g. Tt0+q) is usually very inaccurate. When the real





(q,i) − αpt ×
T (t0 + q)− T̂ (t0 + q)
T (t0 − i)
, (5.11)
where αpt is the scaling factor which controls the learning speed. In this way,
the thermal predictor adaptively modifies according to the observed temperature.
According to the experimental results (Section 5.7.1.2), after a few epochs, the
prediction error is within 1% when predicting the temperature of one epoch in the
future.
Restart Learning
Before the management, we determine Np and Nq. Nq is the number of decision
epochs in the future where the core temperature is predicted; Np is the number
of decision epochs in the past where the temperature is used for prediction. For
example, if we are at the end of the t0 decision epoch, the core temperature of
{t0−Np+1, t0−N1 +2, ..., t0} decision epochs is stored and used to predict the core
temperature for the {t0+1, t0+2, ..., t0+Nq} decision epochs. After the temperature
is predicted, we can evaluate the changing trend of the temperature. If we discover
a significant drop in temperature (i.e. the following inequation is satisfied), we






Tmax(t0 + q) < max
i∈[0,Np−1]
Tmax(t0 − i). (5.12)
In this inequation, Tmax(x) represents the maximum core temperature among all
cores at the x decision epoch.
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5.5.4.4 Failure-rate Update Module
In our dynamic reliability management problem, the reliability constraint re-
quires the average failure rate to be smaller than λ∗ = 1
M∗
(as introduced in Sec-
tion 5.5.3.2). The average failure rate (λ̄) is calculated using Equation 5.13 [26]









However, during the process of management (Section 5.5.3.2), the working
mode is selected and evaluated using the “transient” failure rate during each decision
epoch. This means for eah λi, our algorithm enforces λi < λ
∗. Although this
guarantees that MTTF > M∗ = 1/λ∗, the gap between MTTF and M∗ may
increase with time, thus leaving the potential to select high performance working
modes to improve the throughput of the processor. Unfortunately, since the learning
agent is unaware of the accumulative failure effect, it cannot make such aggressive
selection.
In order to solve this problem and improve the processor performance, we
propose to use aging sensors (as introduced in Section 5.5.1) to monitor the ac-
cumulative failure effect of cores. We develop a Failure-rate Update Module
which uses the data from the aging sensors to update the failure rate constraint
(as introduced in Section 5.5.3.2). After a number of decision epochs, the Failure-
rate Update Module reads the aging data from the sensor (i.e. MTTFsensor) and
compares it with the reliability constraint M∗. There are three possibilities:
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1. If MTTFsensor = M
∗, we do not update the failure rate constraint.
2. If MTTFsensor > M
∗, we increase the failure rate constraint (i.e. λ∗) and we
will randomly reevaluate the phase-working-mode pairs with negative Q-values
in the following decision epochs.
3. If MTTFsensor < M
∗, we decrease the failure rate constraint (i.e. λ∗). Note
that, since the constraint becomes stringent, our learning procedure will au-
tomatically correct the Q-values according to Section 5.5.3.2.
5.6 Settings of the Experiment
5.6.1 Problem Description
In this section, we will use our proposed Phase-driven Q-learning based dy-
namic reliability management technique to tune the process of a 3D stacked memory-
on-logic structure as introduced in Section 5.2. And we will use our method to
address the reliability problem induced by the EM in P/G TSVs, which is one of
the main reliability problems in this 3D CPU structure. The degradation of P/G
TSVs will degrade the power delivery in 3D CPUs and harm the performance and
reliability of the whole system. This reliability model is introduced in Section 5.5.4.4
DRM Problem Statement: The DRM problem for this experiment is for-
mally stated as follows: Given the programs executed in the 3D CPU, we will
determine the working mode for the 3D CPU at each decision epoch in order to

















































Figure 5.16: Illustration of the simulation flow for one decision epoch
the total execution time) subject to the reliability constraint for the 3D PDN.
5.6.2 Simulation Mechanism and Platform
5.6.2.1 Simulation Framework
Our proposed algorithm relies on the existing technique [5] to detect phases.
In this experiment, we assume the phase can be correctly detected and the footprint
of each phase is already generated. The simulation framework in this experiment
was built based on this assumption. Figure 5.16 illustrates the simulation flow
for one decision epoch. In this figure, “Phase” represents a phase detected in one
decision epoch. In practice, the phase is detected using phase detection methods
(e.g. [5]), however, in this experiment, we use “hyper phases”, which are generated
from existing benchmarks, to represent. The generation of hyper phases will be
discussed in Section 5.6.2.2.
The dark rectangles in the figure illustrate the interaction between the Q-
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learning agent and the 3D CPU. When a new decision epoch comes, the Q-learning
agent controls the working mode selector to assign a working mode for the upcoming
phase (as stated in Section 5.5.3.2, at this point the Q-learning agent does not know
the actual phase for this epoch). The assigned working mode and the upcoming
phase (i.e. hyper phase) are imported to a series of models to evaluate the perfor-
mance, temperature and failure rate etc. during this epoch. Here, the simulation
framework uses three important models: the thermal model, the PDN model and
the failure rate model. Details of the PDN and reliability model can be found in
Section 2.2 and 5.3.2, respectively.
The evaluated data, together with the information of the hyper phase, are fed
into the Q-learning agent to update the Q-table for future management. The kernel
of the Q-learning agent can be either our proposed technique or the existing methods
(e.g. [1, 2]). The red rectangle in the figure indicates a module that simulates the
aging sensor [93, 94]. This module takes the information of failure rate of each
decision epoch to calculate the average failure rate of the system. Note that, if
the Failure-rate Update Module is disabled, this average failure rate is unseen
by the Q-learning agent while working as a “hidden” parameter to evaluate the
reliability of the system. If the Failure-rate Update Module is enabled, on the
other hand, the average failure rate will be required by the learning agent to perform
the management as introduced in Section 5.3.2.
143
5.6.2.2 Constructing the Hyper Phase
In this experiment, the hyper phase is constructed using existing benchmarks.
We took 15 benchmarks from PARSEC [102] and SPLASH-II [103] benchmark suits.
For each benchmark, we use the phase detection method [5] to find several pieces of
code within the benchmark; and we totally collected 680 different pieces of code thus
giving us 680 “hyper phases”. Then we evaluate the performance and power of each
piece of code using Multi2Sim [104] and McPAT [76] with different working modes.
The performance/power etc. information of these pieces of coded constitute the
golden data of the phase, which is used in the framework (Figure 5.16) for evaluating
the failure rate, updating the management policy and analyzing the management
efficiency etc. . In the actual system, these data can be collected/generated from
embedded sensors, performance counters or any user-defined models etc. .
After the hyper phases are generated, they are used to generate programs
with different diversity. The diversity of a program is determined by the number of
different hyper phases used to construct the program (denoted as NL). e.g. Program
A is constructed with 30 different hyper phases (i.e. NL = 30) and Program B is
constructed with 100 different hyper phases (i.e. NL = 100). Then we say Program
B is more diverse than Program A.
5.6.2.3 Setting the Working Modes.
In this experiment, our testing vehicle contains a processor with 16 cores. We
assume all these cores belong to the same power domain while each core can be
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clock gated separately. Since they are in the same power domain, all the active
cores have the same operating frequency which has five levels: {1,1.5,2,1.5,3}GHz.
And we only consider the power-of-two number of cores to be active simultaneously.
This is because that in most cases, execution with a power-of-two number of cores is
more efficient than otherwise. Besides the number of active cores and operating fre-
quency, we also consider different “patterns” for each number of active cores, which
represents the distribution of active cores. Some patterns are shown in Figure 5.15.
In this figure, we can see that when all the cores (i.e. 16 cores) are active, there
is only one pattern. When the number of active cores is smaller than 16, there are
several patterns. There are some relationships between patterns:
 Complementary: As illustrated by the last two patterns for 8 active cores.
The active cores of one pattern are exactly the idle cores of the other one.
When two complementary pattern (at the same operating frequency) are used
alternatively, we can balance the failure rate between cores.
 Symmetry: Symmetry includes axial symmetry, centrosymmetry and rota-
tion symmetry. For example, the third and the last pattern for 4 active cores
are rotation symmetry. Symmetric patterns (at the same frequency) have ex-
actly the same performance, however, the impacts on cores’ failure rate are
different due to different usage of cores.
 Displacement: As shown in the figure, the last pattern for 2 active cores is a
displacement of the first pattern for 2 active cores. Similar to the symmetric
relationship, if a pattern is a displacement of another pattern (at the same
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frequency), the performance behavior of the two patterns are the same while
the failure effect is different.
In our experiment, we considered these patterns of active cores and finally selected
25 different patterns for illustration. Considering the 5 frequency levels, we have 125
working modes in total. This setting of working modes also enables us to use the
On-line Population Module. Considering this enhancement module may not be
available if the setting of working mode changes, in this experiment, we will analyze
the result both with and without the On-line Population Module.
5.6.3 Existing Techniques – The Baseline
In this experiment, our proposed technique will be evaluated against two ex-
isting Q-learning based DRM techniques: KimTech [2] and DasTech [1]. In this
section, we will briefly introduce the two baseline techniques and the parameters
used in the experiment.
5.6.3.1 KimTech
Kim et al. [2] proposed a Q-learning based technique which belongs to the
Type A of the methods (Section 5.5.2.1). Both the state and action of the Q-
table are defined as the working modes, so the Q-table size in this technique is
|W|2 = 125 × 125. The working mode for the first decision epoch is assigned
randomly and the following working modes are selected such that the transition
from the current working mode has the minimum Q-value. At each decision epoch,
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the Q-value is updated following Equation 5.6 in which αQ = 0.2 and γQ = 0.1.
Both αQ and γQ are constant through the simulation. PT in Equation 5.6 is defined
as follows:
PT (t+ 1) = PTperf (t+ 1) + PTfrate(t+ 1). (5.14)
In this equation, PTperf (t + 1) =
perf(t)−perf(t+1)
Rperf
which evaluates the penalty of
performance; Rperf is an estimated range of performance. PTperf (t+1) > 0 indicates




which evaluates the penalty of reliability; Rfrate is
an estimated range of the failure rate. PTfrate(t + 1) > 0 indicates the failure rate
increases compared to the previous epoch (thus being penalized).
5.6.3.2 DasTech
Das et al. [1] proposed a Q-learning based technique which follows the Type
B of the methods (Section 5.5.2.2). In this technique, the state of the Q-table is
defined as the failure rate (λ). Since λ is continuous, we quantized the whole range
of failure rate (i.e. (0, λ∗] where λ∗ is the failure rate constraint) into 125 intervals;
any failure rate that is larger than λi while no larger than λi+1 belongs to the i
th
interval; any failure rate that is larger than the failure rate constraint belongs to the
last (i.e. 125th) interval. The action of the Q-table for DasTech is defined as the
working mode, therefore the Q-table size is also 125×125. The working mode for the
first decision epoch is assigned randomly while the working mode for the following
epoch is selected with the maximum Q-value for a certain state. The Q-value is
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updated using the following equation:
Qt(λ,w) = (1− αQ)Qt−1(λ,w) + αQr(perf(t), λ(t)). (5.15)
In this equation, αQ is the learning parameter which decays with the exploration
of the Q-table [1, 7]. r(perf(t), λ(t)) is the reward calculated using the current




perf(t)− η0Das × (λ∗ − λ(t)), λ(t) ≥ λ∗
perf(t), λ(t) < λ∗
(5.16)
5.7 Experimental Results and Analysis
In this section, we will perform experiments using the framework introduced
in Section 5.6.2.1 to evaluate our proposed technique. Our proposed technique will
be compared against the result of two existing techniques: KimTech and DasTech
as introduced in Section 5.6.3.1 and 5.6.3.2, respectively. In Section 5.7.1, we will
perform several experiments to evaluate our basic algorithm and the four enhanced
modules. In Section 5.7.1, we will investigate the impacts of the phase diversity by
running the simulation with programs of different phase diversity. In Section 5.7.2,
we will investigate the influence of the phase diversity of programs on the manage-
ment efficiency of our proposed technique.
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5.7.1 Evaluating Enhanced Modules
As introduced in Section 5.5.4, besides the basic algorithm, we also propose
four enhancement modules: (1) On-line Clustering Module, (2) On-line Population
Module, (3) Thermal-aware Relearning Module and (4) Failure-rate Update Module.
Therefore, we will perform different experiments to evaluate the efficiency of each
module. The programs used in this experiment are constructed with NL = 125
different phases. This setting guarantees the Q-table size in our technique is the
same as KimTech and DasTech when the On-line Clustering Module is disabled
(with Q-table size equal to 125×125). Since the total number of hyper phases is 680,
we generated 10 different programs with NL = 125. These programs are simulated
separately and the average performance and reliability across these programs are
reported.
5.7.1.1 Exp-1: Evaluating the On-line Clustering Module
In this experiment, we enable the On-line Population Module but keep the
Thermal-aware Relearning Module and the Failure-rate Update Module
disabled. Then we will evaluate our proposed technique with and without enabling
the On-line Clustering Module. When this module is enabled, three different Q-
table sizes are experimented: Nτ = {100, 75, 50} (Nτ is defined as in Section 5.5.4.1).
Please note that the diversity level of the programs under experiment is DL = 125
and originally the Q-table has Nτ = 125. The learning parameters are defined
as follows: θ = 3 × 10−10 and η0 = 0.5. Moreover, we assume the Exploration-
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Figure 5.17: The performance (IPnS) of KimTech [6], DasTech [7] and our proposed
technique with enabling the On-line Clustering Module (Exp-1) for different
sizes of Q-table (indicated by Nτ )
Exploitation Stage is reached when the ratio of explored working modes for a phase
reaches 40% while the Exploitation Stage starts when this ratio reaches 85%. The
reliability constraint is set such that the minimum MTTF (M∗) due to the EM-
induced failure mechanism is no less than 5 years (i.e. 1825 days). The thermal
constraint is set as 85◦C [28].
We use the average throughput of the 3D CPU (denoted as the number of
instructions per nano-second, IPnS) through the run-time of the programs as the
criterion to evaluate the management efficiency of different techniques. The results
are shown in Figure 5.17. In this figure, Nτ = 125 represents the case when the
Q-table is not compressed (i.e. the On-line Clustering Module is disabled).
The red and green lines in the figure represent the performance for KimTech and
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DasTech, respectively. According to the figure, we can discover that in this exper-
iment, KimTech works better than DasTech, and the performance of our proposed
technique is a little better than the performance of KimTech. When the Q-table
is not compressed (Nτ = 125), our technique outperforms KimTech by 4% and
DasTech by 21%. When the Q-table is compressed, the memory space can be saved.
For example, when Nτ = 50, 60% of the memory space for the Q-table will be
saved. In this experiment, the performance degrades a little as the Q-table size
is compressed. However, the performance degradation is very small compared to
memory savings. When the memory saving is 40% (i.e. Nτ = 75), the perfor-
mance reduction is only 3%. Please also note that the Q-table size for DasTech and
KimTech is the same as that for our technique with Nτ = 125. Therefore, the results
also demonstrate that by enabling the On-line Clustering Module, our technique
can achieve similar or even better performance than KimTech and DasTech with a
much smaller Q-table.
In this experiment, the On-line Population Module is enabled. The result
with this module disabled will be discussed in Section 5.7.1.4.
5.7.1.2 Exp-2: Evaluating the Thermal-aware Relearning Module
In this experiment, we will evaluate the performance of Thermal-aware Re-
learning Module. Before that, we will first test the accuracy of our proposed
thermal predictor (Section 5.5.4.3). We perform simulation on a program with
DL = 125. During the running of the program, we use 20 historical temperature
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data to predict the temperature of one epoch in the future with the auto-regression
model introduced in Section V-B (i.e. Nq = 1, Np = 20). The predicted temperature
and the real temperature (which is acquired from the thermal model in the simula-
tion framework as introduced in Section 5.6.2.1) are compared. In Figure 5.18, the
real (solid blue line) and predicted (dashed red line) peak temperature are plotted.
As illustrated by the figure, the predicted peak temperature matches perfectly with
the real peak temperature. We also vary Nq (as defined in Section 5.5.4.3) and
the corresponding prediction error for each Nq is evaluated. The result is shown
in the inset table in Figure 5.18. According to the result, even when we predict
the temperature for 20 epochs into the future, the error is still very small (<1%).
Therefore, the thermal predictor proposed in this work is accurate enough to be used
in the Thermal-aware relearning Module. However, users can modify this predictor
or apply other predictors to this module for more accurate thermal prediction.
In order to further illustrate the effect of the Thermal-aware Relearning
Module, we perform the simulation without clustering the phase (i.e. Nτ = 125)
and compare the temperature and performance of the processor with/without en-
abling the Thermal-aware Relearning Module. Figure 5.19(a)(b) illustrates the
transient temperature and performance of the processor, respectively. This relearn-
ing module adjusts the working mode selection policy according to the change of
temperature, hence the working mode can be selected more aggressively. This leads
to the following results: (1) the temperature increases a little (Figure 5.19(a)) but
it is still less than the thermal constraint (85◦C). This phenomenon also indicates
that the reliability constraint can be violated even if the temperature does not ex-
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Figure 5.18: Accuracy of the thermal prediction (the inset table shows the average
error of prediction for different number of epochs in the future to be predicted)










































Without Therm With Therm
Figure 5.19: (a) The transient temperature and (b) the transient performance (IPnS)
of the processor with/without enabling the Thermal-aware Relearning Module
when the Q-table size is not compressed (with/without Therm indicates our
technique with/without enabling the Thermal-aware Relearning Module)
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ceed the safety line. Therefore DTM alone cannot achieve efficient DRM. (2) The
performance of the 3D CPU can be maintained at a high level (as illustrated by
Figure 5.19(b)). (3) The failure rate increases while the reliability constraint is still
met..
In the next step, we evaluate the performance of the Thermal-aware Re-
learning Module with the influence of phase clustering. In order to achieve this,
we further enable the Thermal-aware Relearning Module on the basis of Exp-1
(Section 5.7.1.1). All the other settings of the experiment are the same as in Exp-1.
The results are illustrated in Figure 5.20. In this figure, the blue bars represent the
results from Exp-1 while the red bars represent the results from Exp-2 (i.e. with
the Thermal-aware Relearning Module enabled). As illustrated by the figure,
no matter how the Q-table is compressed, enabling the thermal module is beneficial
in improving the performance. As illustrated by the figure, when the Q-table size
compression ratio is 0%, 20%, 40% and 60% (corresponding to Nτ = 125, 100, 75
and 50, respectively), the performance improvement is 1.09x, 1.05x, 1.07x and 1.10x,
respectively compared to the case when the thermal module is disabled.
It should be noted that although the performance decrease as the Q-table
compression ratio increases when the Thermal-aware Relearning Module is
disabled, it is not the case when this module is enabled. According to red bars in
Figure 5.20, the performance when Nτ = 100, 75 and 50 is roughly the same and the
performance at Nτ = 75 is even a little better than Nτ = 100. This phenomenon can
be explained by the fact the compressing the Q-table has two opposite influence on
the performance (Section 5.5.4.1). By enabling the relearning procedure, the total
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Exp-1 Exp-2 KimTech DasTech
Figure 5.20: The performance (IPnS) of KimTech [6], DasTech [7] and our proposed
technique for Exp-1 and Exp-2 with different sizes of Q-table (indicated by Nτ )
effect of compressing the Q-table may be different. Please note that the On-line
Population Module is enabled in this experiment. The result with this module
disabled will be discussed in Section 5.7.1.4.
5.7.1.3 Exp-3: Evaluating the Failure-rate Update Module
The reliability constraint of the DRM problem is enforced such that the av-
erage MTTF (MTTF ) should be no less than a limit (M∗). In this work, we use
Equation 5.13 to calculate the MTTF while in practice this value can be collected
from embedded aging sensors. In this section, we will investigate the MTTF of each
technique, study how the enhancement modules affect the MTTF in our technique
and finally evaluate the performance of the Failure-rate Update Module.
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Exp-1 Exp-2 Exp-3 KimTech DasTech M*
Figure 5.21: The Mean time to failure (MTTF ) of the processor of KimTech [6],
DasTech [7] and our proposed technique with enabling different enhancement mod-
ules (Exp-1 to Exp-3)
The MTTF of KimTech, DasTech and our proposed technique in Exp-1 (Sec-
tion 5.7.1.1) and Exp-2 (Section 5.7.1.2) are shown in Figure 5.21. The MTTF
constraint (M∗) is illustrated using a dotted red line. The MTTF for KimTech
and DasTech are illustrated by the green and light blue lines in the figure, respec-
tively. As illustrated by the figure, the reliability constraint is maintained in each
of the techniques. For KimTech, there is a large slack between MTTF and M∗.
For DasTech, even though MTTF is very close to M∗, its performance is very poor
(as shown in Figure 5.17). For both technique, we can tune the parameters to gain
better results. However, this action is completely empirical and the result is not
guaranteed. For our technique, we can see from the figure that the slack between
MTTF and M∗ is reduced significantly after enabling the Thermal-aware Re-
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learning Module. This is due to the aggressive selection of working modes and
the performance is thus improved as analyzed in Section 5.5.4.3. However, there
is still slack between MTTF and M∗ even after the Thermal-aware Relearning
Module is enabled.
In this experiment, we further enable the Failure-rate Update Module on
the basis of Exp-2 (Section 5.7.1.2) and demonstrate that this module can help
improve the performance by exploiting the reliability slack. The MTTF of our
technique at different Q-table compression levels is shown by the yellow bars in
Figure 5.21. According to the figure, the MTTF is just slightly above M∗. With
the reduction in the reliability slack, the performance can be further improved. This
can be illustrated by Figure 5.22(a). The performance of KimTech, DasTech and
our technique in Exp-1, Exp-2 and Exp-3 are all shown in this figure. As shown in
the figure, after enabling the Failure-rate Update Module, the improvement in
performance for different Q-table size (i.e. Nτ = {125, 100, 75, 50}) compared to the
results from Exp-2 are 1.08x, 1.16x, 1.11x and 1.10x, respectively. It is interesting
to note that the performance when Nτ = 100 is better than the performance when
the Q-table is not compressed. The reason of this phenomenon has been explained
in Section 5.7.1.1.
The performance improvement introduced by applying the Failure-rate Up-
date Module relies on the usage of aging sensors. However, implementing aging
sensors on chip will introduce more cost and noise to the circuit. Otherwise we can
achieve this with reliability models at the risk of inaccurate modeling. However,
this is beyond the topic of our work. In our technique, we just provide an interface
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Figure 5.22: The performance (IPnS) of KimTech [6], DasTech [7] and our proposed
technique (a) with and (b) without enabling the On-line Population Module for
different experiments (Exp-1 to Exp-3)
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to use accumulative aging information for management and users can decide how to
use it according to their practical requirement.
From Exp-1 to Exp-3, we keep the On-line Population Module enabled.
In the Exp-4 (Section 5.7.1.4), we will discuss the result if this module is disabled.
5.7.1.4 Exp-4: Evaluating the On-line Population Module
In this section, we will discuss the impact of the On-line Population Mod-
ule. Compared with other enhancement modules, this module is special because
it can only be used under the condition that all the active cores are of the same
operating frequency. And different reliability models may affect the performance of
this module. Therefore, in this section, we perform the Exp-1, Exp-2 and Exp-3
again with the On-line Population Module disabled and compared the results
with KimTech and DasTech. The performance are shown in Figure 5.22(b).
According the result, we can conclude that the On-line Population Module
does have impacts on the performance, especially when both the Thermal-aware
Relearning Module and Failure-rate Update Module are disabled. If we focus
on the blue bars in Figure 5.22(a) and (b), we can see that when the Q-table is not
compressed or just compressed a little (e.g. Nτ = 125, 100 and 75), the population
module improves the performance. On the other hand, when the compression ratio
of the Q-table is large (e.g. Nτ = 50), enabling the population module degrades the
performance. We think one reason behind this phenomenon is the prediction error of
the On-line Population Module. As introduced in Section 5.5.4.2, the population
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module predicts the Q-value for unexplored working modes for each “state” of the
Q-table. When the Q-table is not compressed, each state represents one phase, this
prediction is accurate. However, when the compression level is high, each state of
the Q-table represents several phases. The prediction of Q-values for this kind of
states will be less accurate, thus degrading the performance.
With the enabling of other modules, the impacts of On-line Population
Module seems irregular. This is because the reinforcement learning based man-
agement is a stochastic process (e.g. randomly selecting working modes at the
Exploration Stage) and enabling each module will have an influence on this pro-
cess (e.g. affecting the selection of working modes). However, from Figure 5.22,
we can conclude that at a certain compression level for the Q-table, enabling the
Thermal-aware Relearning Module and Failure-rate Update Module will
cause significant improvement in performance while the reliability constraint is still
maintained.
5.7.2 Investigate the Impacts of Phase Diversity
In Section 5.7.1, we only use programs with DL = 125 to evaluate our proposed
technique and the enhancement modules. However, the phase diversity will also in-
fluence the management efficiency. If the phase diversity is high (i.e. DL is large),
we either need a large Q-table to perform the management or we can use the phase
clustering technique to maintain a small Q-table at the risk of performance degra-
dation. In order to investigate the impacts of phase diversity, in this experiment, we
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Phase Diversity (DL) 30 125 250 350
DasTech [1] 8.5 7.4 6.5 7.2
KimTech [2] 8.3 8.7 7.3 8.0
Proposed Tech (with Pop). 11.8 10.6 8.2 8.6
Impr. DasTech 1.29x 1.43x 1.26x 1.19x
Impr. KimTech 1.42x 1.22x 1.12x 1.08x
Table 5.2: The average performance (IPnS) of the processor under different tech-
niques with different phase diversity levels (Impr. DasTech and Impr. KimTech
represent the improvement of our technique compared to DasTech [1] and KimTech
[2], respectively) with the On-line Population Module is enabled
perform Exp-3 using programs with different DL (DL = {30, 120, 250, 350}). The
Q-table size is kept constant as Nτ = 125. If DL > Nτ , we need to use On-line
Clustering Module to cluster phases. We compare our results with KimTech and
DasTech and the results are reported in Table 5.2 and 5.3. In Table 5.2, we enable
the On-line Population Module while in Table 5.3, this module is disabled. All
the other enhancement modules are enabled.
According to the result, when both Thermal-aware Relearning Module
and Failure-rate Update Module are enabled, the impact of On-line Popula-
tion Module on the performance is very small (by comparing the results from Ta-
ble 5.3 and 5.2). This is similar to the discovery in Section 5.7.1.4. Another discovery
from the result is our proposed technique can achieve significant performance im-
provement compared to the existing techniques (i.e. KimTech and DasTech). When
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Phase Diversity (DL) 30 125 250 350
DasTech [1] 8.5 7.4 6.5 7.2
KimTech [2] 8.3 8.7 7.3 8.0
Proposed Tech (without Pop). 11.8 10.7 8.4 8.5
Impr. DasTech 1.29x 1.45x 1.29x 1.18x
Impr. KimTech 1.42x 1.23x 1.15x 1.06x
Table 5.3: The average performance (IPnS) of the processor under different tech-
niques with different phase diversity levels (Impr. DasTech and Impr. KimTech
represent the improvement of our technique compared to DasTech [1] and KimTech
[2], respectively) without enabling the On-line Population Module
the phase diversity is low (e.g. DL = 30), we can achieve 1.29x and 1.42x improve-
ment in performance compared with DasTech and KimTech, respectively, when the
On-line Population Module is enabled. Even in the case when DL = 350, our
technique can still achieve 8% and 19% improvement in performance compared to
DasTech and KimTech, respectively. Note that, no matter what DL is, the Q-table
size of our technique is the same as DasTech and KimTech. In practice, during a
short period of time, the number of different phases in programs is not very large.
Therefore our proposed technique can provide more efficient management than the
existing techniques such as KimTech and DasTech.
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5.8 Conclusion
In this chapter, we have studied the thermal and power coupling effect in
3D CPUs (stacking memory-on-logic) and discovered the activity of processor will
affect the performance of memory and the reliability of TSVs through power and
temperature coupling. Afterwards, we build an overall model to capture this influ-
ence. Then we propose a phase-driven Q-learning based DRM technique which can
tune the activity of the processor to maximize the 3D CPU performance subject
to the reliability constraint. Our proposed dynamic management method combines
the reinforcement learning method with on-line phase detection techniques (e.g. [5])
and can provide efficient management compared to existing learning based tech-
niques. We evaluate our proposed technique by solving a DRM problem on a 3D
CPU (Section 5.2). According to the result, when the number of phases is smaller
than the number of working modes, our proposed technique can achieve over 1.36
improvement in performance with 60% memory savings.
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Chapter 6: Conclusion and Future Work
The 3D integration technology is promising to keep the Moore’s Law by reduc-
ing the interconnect delay and power as well as increasing the logic density of the
chip. However, the benefits of this new technology come with challenges. Tempera-
ture and power integrity are two major problems due to the stacking structure of 3D
ICs. Moreover, the TSV (a unique structure in the 3D IC which enables interlayer
communication) introduces new failure modes thus making the reliability issue in
3D ICs more complicated. In this thesis, we have proposed to address the 3D IC
challenges both in design stage and in run-time.
For the design stage solution, we first adopt the micro-fluidic cooling to en-
hance the heat removal capability in 3D ICs. Then, we discover the MF cooling
structure brings several new challenges to the physical design of 3D ICs. There-
fore, we propose co-optimization techniques for the physical design of 3D ASICs
and FPGAs. For the runtime management, we demonstrate the main challenge is
the strong power/thermal coupling across layers in the 3D IC. Afterwards, we pro-
pose a phase-driven learning based dynamic management technique to maximize the
performance of the 3D CPU subject to some reliability constraints.
In Chapter 3, we propose a hierarchical quadri-partitioning based placement
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framework to handle the trade-offs during the physical design stage of 3D ASICs
with MF cooling. Our framework is first used to perform cooling aware placement of
gates and signal TSVs with the existence of micropin-fin based MF cooling (1st-level
Co-design Problem) and it can achieve significant reduction of the in-layer temper-
ature gradient compared to the traditional placement method. We also extend the
framework to co-design the gate-level floor plan, the assignment of micro-channels
and the allocation of P/G TSVs for 3D ASICs with micro-channel based MF cooling.
Compared to the traditional sequential physical design flow (i.e. placing gates and
signal TSVs, allocation micro-channels and designing the 3D PDN are performed
in the successive order), our proposed technique is able to guarantee the feasibility
of the design (i.e. no conflicting between TSVs and micro-channels, no violation of
temperature etc. ) with a little increase in wire-length.
In Chapter 4, we have studied the influence of MF cooling to the 3D FPGA
and investigated design methodologies for 3D FPGAs with micro-fluidic cooling.
Compared with 3D ASICs, the thermo-electrical trade-offs in 3D FPGAs with MF
cooling is more complex. In order to handle these trade-offs and determine the
proper designs of FPGAs as well as the MF cooling heat sinks, we propose a design
space exploration framework. Compared with naive design methods (e.g. designs
to include the maximum number of micro-channels etc. ), our DSE framework can
find more optimal designs with significant improvement in performance and energy
efficiency. Moreover, according to the experimental results, we can also provide
guidelines for designing 3D FPGAs with micro-channel based MF cooling. We also
extend the proposed DSE framework to place and route 3D FPGAs with micro-
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channel based MF cooling such that the in-layer temperature gradient is reduced.
In Chapter 5, we have studied the thermal and power coupling effect in 3D
CPUs (stacking memory-on-logic) and discovered the activity of processor will af-
fect the performance of memory and the reliability of TSVs through power and
temperature coupling. Afterwards, we build an overall model to capture this influ-
ence. Then we propose a phase-driven Q-learning based DRM technique which can
tune the activity of the processor to maximize the 3D CPU performance subject
to the reliability constraint. Our proposed dynamic management method combines
the reinforcement learning method with on-line phase detection techniques (e.g. [5])
and can provide efficient management compared to existing learning based tech-
niques. We evaluate our proposed technique by solving a DRM problem on a 3D
CPU (Section 5.2). According to the result, when the number of phases is smaller
than the number of working modes, our proposed technique can achieve over 1.36
improvement in performance with 60% memory savings.
6.1 Future Work
6.1.1 Signal Integrity
In Chapter 3 and 5, we have considered the power integrity in 3D IC and inves-
tigated the design-time and runtime methods to maintain the power integrity and
reliability induced by power integrity issues. However, besides power integrity, we
also need to ensure the signal voltage noise is maintained within a certain margins.





Figure 6.1: TSV-TSV coupling circuit model [8]
switched devices. All the coupling effects will cause leakage/short circuit currents
which possibly result in digital glitches that affect circuit behavior or cause incorrect
computations. In 3D ICs, the TSV structure provides another source for signal
coupling and compared to planar wires, TSVs can be more problematic due to
the fact that they are much larger and surrounded by a much thinner dielectric
layer [105,106].
Figure 6.1 shows a circuit model of coupling between two TSVs. There are
various paths for signals to leak through TSVs. Through the thin insulation layer
enclosed the metal vias, the signals can be easily coupled into the silicon substrate,
from where the voltage noise can be coupled into other TSVs or transistors on
other layers (since the silicon substrate is conductive). To make things worse, the
distance between two signal TSVs has little impact on such leakage since the liner
capacitance is independent of the distance between TSVs. In addition, due to the
small dimension of signal TSVs, it is not practical to use TSV shielding techniques
(as proposed in [8]) to mitigate the voltage noise. Another challenge is the high
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temperature and thermal gradient in 3D ICs can lead to significant inaccuracy in
delay and clock skew thus affecting the signal integrity [107]. This make the signal
integrity mitigation in 3D ICs even more complex.
However, there are still potentials for maintaining the signal integrity. If we
use fine-grained design and integration technologies (rather than global placement
methods investigated in this thesis), we can tune the dimension and distance between
signal TSVs (and P/G TSVs) to achieve the reduction in signal coupling through
TSVs.
6.1.2 Deep Learning Based EDA Techniques
Nowadays, deep learning is currently pervasively applied to fields such as com-
puter vision, natural language processing, bioinformatics etc. [108]. This revolu-
tionary technology has been changing people’s life and our society. Deep learning
methods have strong power in solving complex problems involving large amounts of
data which are hard to be solved using traditional methods. Applying deep learning
techniques to the electronic design automation (EDA) [109, 110] is a quite new yet
promising idea, due to the following reasons:
 The number of devices in a chip keeps increasing either through technology
scaling or 3D integration. This significantly expands the solution space thus
making it very time consuming if using traditional methods to perform place-
ment, routing etc. [109]. On the other hand, deep learning is promising to
provide an efficient solution to such large-sized problems.
168
 At the advanced technology nodes, the design of integrated circuits should
consider factors from multiphysical domains: temperature, IR drop, reliability,
crosstalk etc. . This thesis is driven by this factor. However, with the increase
of the dimension of multiphysics, traditional modeling methods may lead to
suboptimal and inefficient solutions [110]. However, deep learning is good
at extracting features from huge amounts of data and building models for
complex relationships.
 The IC design involves a number of different stages (e.g. logic synthesis, place-
ment, routing etc. ). Traditionally, different stages are optimized separately.
When the circuit gets more complex, this will cause a problem that the op-
timization at an early stage (e.g. logic synthesis) may not improve or even
degrade the final results (e.g. the performance of the circuits). However, it is
hard to predict the quality of results (QoR) at that early stage using current
methods. On the other hand, deep learning is believed to be promising to
solve this problem by efficiently modeling the QoR [110].
Compared to applications like computer vision, self-driving etc. , the application of
deep learning in EDA is just proposed and there are many possibilities. Therefore,
we think it is an interesting topic to investigate in future.
6.1.3 Value-Driven Neural Network ASICs
Nowadays, neural network chips or AI chips have attracted substantial interest
both in industry and academia. Neural network is highly computation intensive
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Figure 6.2: The distribution of weights for GoogleNet [9]
and memory intensive, thus making it inefficient to run on traditional CPUs or even
GPUs. Therefore, people tend to AI chips for processing neural network in a faster
and more efficient way [111,112]. Another benefits of AI chips is that the size of an
AI chip can be small enough to fit in wearable devices thus enabling local neural
network computation which brings benefits to IoT systems.
Due to the fast evolution of the neural network, current AI chips are designed
as general as possible. However, as the neural network algorithms become more
mature, in the near future, there will be another direction of AI chips that are built
specific to a certain application (just like today’s ASIC). If this is true, we can utilize
the information of the parameters of the neural network to design the AI chip. This
is expected to have better performance and energy efficiency.
One possible design method is to fix one input of the multiplier to a constant
value (according to the synaptic weight of the neural network), and use this kind
of value-driven optimized multiplier to replace the general multiplier. This idea
is motivated by the fact that if we use fixed-point data to represent the weight
neural network parameters, these parameters will only take a few distinct values
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(a) (b) (c)
Figure 6.3: The (a) delay, (b) area, and (c) power for 16-bit fixed-point multipliers
with different fixed input value (evaluated by the number of 1’s) normalized to the
data of the general multiplier
(as illustrated by Figure 6.2 for GoogleNet [9]). Therefore, we can optimize the
multiplier according to these values (by fixing one input of the multiplier to a weight
value). We have performed SPICE simulation for some of this kind of multipliers
using Cadence Spectre and compared their energy and delay with general multipliers
(as illustrated by Figure 6.3). As illustrated by the figure, significant improvement
can be acquired in performance, area and power.
Despite the advantages of the value-driven method, there are several chal-
lenges. For example, how to design the controller and memory system to mitigate
the possible overhead brought by the one-to-one mapping between the weight and
the multiplier. In addition, since the number of weights is large while the area of an
AI chip is limited, it requires research efforts on how to determine the number/size
of multipliers as well as other modules (e.g. adders, buffers etc. ) to balance the
performance, energy efficiency and resource utilization.
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